- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8963 > AD9772AASTZ (Analog Devices Inc)IC DAC 14BIT 160MSPS 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9772AASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 160MSPS 48-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC+® |
| 設(shè)置時(shí)間： | 11ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 272mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 160M |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9772A
Rev. C | Page 22 of 40
DAC OPERATION
The 14-bit DAC, along with the 1.2 V reference and reference
control amplifier, is shown in Figure 37. The DAC consists of a
large PMOS current source array capable of providing up to
20 mA of full-scale current, IOUTFS. The array is divided into 31
equal currents that make up the five most significant bits
(MSBs). The next four bits, or middle bits, consist of 15 equal
current sources whose values are 1/16th of an MSB current
source. The remaining LSBs are binary-weighted fractions of
the middle bits’ current sources. All of these current sources are
switched to one of the two output nodes (that is, IOUTA or IOUTB) via
the PMOS differential current switches. Implementing the middle
and lower bits with current sources instead of an R-2R ladder
enhances its dynamic performance for multitone or low amplitude
signals and helps maintain the high output impedance of the DAC.
REFIO
FSADJ
250pF
REFLO
AVDD
AD9772A
RSET
2k
0.1F
ACOM
CURRENT
SOURCE
ARRAY
IOUTA
IOUTB
INTERPOLATED
DIGITAL DATA
RLOAD
VDIFF = VOUTA – VOUTB
IOUTA
IOUTB
SEGMENTED
SWITCHES
LSB
SWITCHES
1.2V REF
2.7V TO 3.6V
IREF
02253-
037
Figure 37. Block Diagram of Internal DAC, 1.2 V Reference, and Reference
Control Circuits
The full-scale output current is regulated by the reference
control amplifier and can be set from 2 mA to 20 mA via an
combination with both the reference control amplifier and
voltage reference, REFIO, sets the reference current, IREF, which
is mirrored to the segmented current sources with the proper
scaling factor. The full-scale current, IOUTFS, is exactly 32 times
the value of IREF.
DAC TRANSFER FUNCTION
The AD9772A provides complementary current outputs, IOUTA
and IOUTB. I
B
OUTA
provides a near full-scale current output, IOUTFS,
when all bits are high (that is, DAC CODE = 16,383), whereas
IOUTB
B
, the complementary output, provides no current. The
current output appearing at IOUTA and IOUTB is a function of both
the input code and I
B
OUTFS
and can be expressed as
IOUTA = (DAC CODE/16,384) × IOUTFS
(1)
IOUTB = (16,383 DAC CODE)/16,384 × IOUTFS
(2)
where DAC CODE = 0 to 16,383 (that is, decimal representation).
As previously mentioned, IOUTFS is a function of the reference
current (IREF), which is nominally set by a reference voltage
(VREFIO) and an external resistor (RSET). It can be expressed as
IOUTFS = 32 × IREF
(3)
where:
IREF = VREFIO/RSET
(4)
The two current outputs typically drive a resistive load directly
or via a transformer. If dc coupling is required, IOUTA and IOUTB
should be directly connected to matching resistive loads, RLOAD,
that are tied to analog common, ACOM. Note that RLOAD can
represent the equivalent load resistance seen by IOUTA or IOUTB, as
would be the case in a doubly terminated 50 Ω or 75 Ω cable.
The single-ended voltage output appearing at the IOUTA and IOUTB
nodes is simply
VOUTA = IOUTA × RLOAD
(5)
VOUTB = IOUTB × RLOAD
(6)
Note that the full-scale value of VOUTA and VOUTB should not
exceed the specified output compliance range of 1.25 V to
prevent signal compression. To maintain optimum distortion
and linearity performance, the maximum voltages at VOUTA and
VOUTB should not exceed ±500 mV p-p.
B
The differential voltage, VDIFF, appearing across IOUTA and IOUTB is
B
VDIFF = (IOUTA IOUTB) × RLOAD
(7)
Substituting the values of IOUTA, IOUTB, and I
B
REF
, VDIFF can be
expressed as
VDIFF = [(2 DAC CODE 16,383)/16,384] ×
(32 × RLOAD/RSET) × VREFIO
(8)
The last two equations highlight some of the advantages of
operating the AD9772A differentially. First, the differential
operation helps cancel common-mode error sources, such as
noise, distortion, and dc offsets, associated with IOUTA and IOUTB.
Second, the differential code-dependent current and
subsequent voltage, VDIFF, is twice the value of the single- ended
voltage output (that is, VOUTA or VOUTB), thus providing twice the
signal power to the load.
B
Note that the gain drift temperature performance for a single-
ended (VOUTA and VOUTB) or differential output (V
B
DIFF
) of the
AD9772A can be enhanced by selecting temperature tracking
resistors for RLOAD and RSET due to their ratiometric relationship,
as shown in Equation 8.
REFERENCE OPERATION
The AD9772A contains an internal 1.20 V band gap reference
that can easily be disabled and overridden by an external
reference. REFIO serves as either an output or input, depend-
ing on whether the internal or external reference is selected. If
REFLO is tied to ACOM, as shown in Figure 38, the internal
reference is activated, and REFIO provides a 1.20 V output. In
this case, the internal reference must be compensated externally
with a ceramic chip capacitor of 0.1 μF or greater from REFIO
to REFLO. If any additional loading is required, REFIO should
be buffered with an external amplifier having an input bias
current less than 100 nA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3450L32-15P | CONN RCPT 8POS WALL MNT W/PINS |
| ADV7123JSTZ330 | IC DAC VIDEO 3CH 330MHZ 48-LQFP |
| MS27484T24B4P | CONN PLUG 56POS STRAIGHT W/PINS |
| VI-263-MW-S | CONVERTER MOD DC/DC 24V 100W |
| VI-263-MW-F4 | CONVERTER MOD DC/DC 24V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9772AASTZRL | 功能描述:IC DAC 14BIT 160MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9772A-EB | 制造商:Analog Devices 功能描述:14 BIT DAC W/2X INTERPOLATION 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9772A - Bulk |
| AD9772A-EBZ | 功能描述:BOARD EVAL FOR AD9772A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9772AST | 制造商:Rochester Electronics LLC 功能描述:14 BIT DAC W/2X INTERPOLA - Tape and Reel |
| AD9772EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。