參數(shù)資料
型號: AD9484BCPZRL7-500
廠商: Analog Devices Inc
文件頁數(shù): 15/24頁
文件大小: 0K
描述: IC ADC 8BIT 500MSPS 56LFCSP
標準包裝: 750
位數(shù): 8
采樣率(每秒): 500M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 720mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 56-LFCSP-VQ(8x8)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分,雙極
AD9484
Rev. A | Page 22 of 24
Addr.
(Hex)
Register Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default Notes/
Comments
18
FLEX_VREF
VREF select
00 = internal VREF
(20 kΩ pull-down)
01 = import VREF
(0.59 V to 0.8 V on
VREF pin)
10 = export VREF
(from internal
reference)
11 = not used
0
Input voltage range setting:
11100 = 1.60
11101 = 1.58
11110 = 1.55
11111 = 1.52
00000 = 1.50
00001 = 1.47
00010 = 1.44
00011 = 1.42
00100 = 1.39
00101 = 1.36
00110 = 1.34
00111 = 1.31
01000 = 1.28
01001 = 1.26
01010 = 1.23
01011= 1.20
01011= 1.18
0x00
19
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
pattern, 1 LSB.
1A
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
pattern, 1 MSB.
1B
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
pattern, 2 LSBs.
1C
B7
B6
B5
B4
B3
B2
B1
B0
0x00
User-defined
pattern, 2 MSBs.
2A
OVR_CONFIG
0
OR±
enable:
1 = on
(default)
0 = off
0x01
2C
Input coupling
0
DC
coupling
enable
0
0x00
Default is
ac coupling.
1 X = don’t care.
相關(guān)PDF資料
PDF描述
AD9510BCPZ-REEL7 IC CLOCK DIST 8OUT PLL 64LFCSP
AD9511BCPZ-REEL7 IC CLOCK DIST 5OUT PLL 48LFCSP
AD9512UCPZ-EP-R7 IC CLOCK DIST 5OUT PLL 48LFCSP
AD9512UCPZ-EP IC CLOCK DIST 5OUT PLL 48LFCSP
AD9513BCPZ-REEL7 IC CLOCK DIST 3OUT PLL 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9500 制造商:AD 制造商全稱:Analog Devices 功能描述:Digitally Programmable Delay Generator
AD9500BP 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9500BP-REEL 制造商:Analog Devices 功能描述:Digitally Programmable Delay Generator 28-Pin PLCC T/R
AD9500BQ 制造商:AD 制造商全稱:Analog Devices 功能描述:Digitally Programmable Delay Generator
AD9500TE 制造商:AD 制造商全稱:Analog Devices 功能描述:Digitally Programmable Delay Generator