參數(shù)資料
型號(hào): AD9273BSVZ-50
廠商: Analog Devices Inc
文件頁數(shù): 36/48頁
文件大?。?/td> 0K
描述: IC ADC ASD OCTAL 50MSPS 100-TQFP
標(biāo)準(zhǔn)包裝: 1
類型: AAF,ADC,交叉點(diǎn)開關(guān),LNA,VGA
分辨率(位): 12 b
采樣率(每秒): 50M
數(shù)據(jù)接口: 串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 1.8V,3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 托盤
產(chǎn)品目錄頁面: 780 (CN2011-ZH PDF)
AD9273
Rev. B | Page 41 of 48
Table 17. AD9273 Memory Map Register
Addr.
(Hex)
Register Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
Default Notes/
Comments
Chip Configuration Registers
00
CHIP_PORT_CONFIG
0
LSB first
1 = on
0 = off
(default)
Soft
reset
1 = on
0 = off
(default)
1
Soft
reset
1 = on
0 = off
(default)
LSB first
1 = on
0 = off
(default)
0
0x18
The nibbles
should be
mirrored so that
LSB- or MSB-first
mode is set cor-
rectly regardless
of shift mode.
01
CHIP_ID
Chip ID Bits[7:0]
(AD9273 = 0x2F, default)
Read
only
Default is unique
chip ID, different
for each device.
This is a read-only
register.
02
CHIP_GRADE
X
Child ID[5:4]
(identify device
variants of Chip ID)
00 = 40 MSPS
(default)
01 = 25 MSPS
10 = 50 MSPS
X
0x00
Child ID used to
differentiate
graded devices.
Device Index and Transfer Registers
04
DEVICE_INDEX_2
X
Data
Channel
H
1 = on
(default)
0 = off
Data
Channel
G
1 = on
(default)
0 = off
Data
Channel
F
1 = on
(default)
0 = off
Data
Channel
E
1 = on
(default)
0 = off
0x0F
Bits are set to
determine which
on-chip device
receives the next
write command.
05
DEVICE_INDEX_1
X
Clock
Channel
DCO±
1 = on
0 = off
(default)
Clock
Channel
FCO±
1 = on
0 = off
(default)
Data
Channel
D
1 = on
(default)
0 = off
Data
Channel
C
1 = on
(default)
0 = off
Data
Channel
B
1 = on
(default)
0 = off
Data
Channel
A
1 = on
(default)
0 = off
0x0F
Bits are set to
determine which
on-chip device
receives the next
write command.
FF
DEVICE_UPDATE
X
SW
transfer
1 = on
0 = off
(default)
0x00
Synchronously
transfers data
from the master
shift register to
the slave.
ADC Functions Registers
08
Modes
X
0
Internal power-down mode
000 = chip run (default)
001 = full power-down
010 = standby
011 = reset
100 = CW mode (TGC PDWN)
0x00
Determines
various generic
modes of chip
operation
(global).
09
Clock
X
Duty
cycle
stabilizer
1 = on
(default)
0 = off
0x01
Turns the internal
duty cycle stabilizer
on and off
(global).
0D
TEST_IO
User test mode
00 = off (default)
01 = on, single
alternate
10 = on, single once
11 = on, alternate once
Reset PN
long
gen
1 = on
0 = off
(default)
Reset PN
short
gen
1 = on
0 = off
(default)
Output test mode—see Table 12
0000 = off (default)
0001 = midscale short
0010 = +FS short
0011 = FS short
0100 = checkerboard output
0101 = PN sequence long
0110 = PN sequence short
0111 = one-/zero-word toggle
1000 = user input
1001 = 1-/0-bit toggle
1010 = 1× sync
1011 = one bit high
1100 = mixed bit frequency (format
determined by the OUTPUT_MODE register)
0x00
When this register
is set, the test data
is placed on the
output pins in
place of normal
data. (Local, expect
for PN sequence.)
相關(guān)PDF資料
PDF描述
AD9272BSVZ-40 IC ADC OCT 12BIT 40MSPS 100-TQFP
VE-B4J-MY-S CONVERTER MOD DC/DC 36V 50W
MAX199BCNI+ IC DAS 12BIT 8CH 28-DIP
VE-B44-MY-S CONVERTER MOD DC/DC 48V 50W
MS3124P22-55S CONN RCPT 55POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9273BSVZRL-25 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12Bit 25 MSPS Octal ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9273BSVZRL-40 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12Bit 40 MSPS Octal ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9273BSVZRL-50 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12Bit 50 MSPS Octal ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9273XBCZ 功能描述:IC ADC 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9276 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/12-Bit ADC and CW I/Q Demodulator