- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10695 > AD7923BRUZ-REEL7 (Analog Devices Inc)IC ADC 12BIT 4CH W/SEQ 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7923BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 4CH W/SEQ 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 7.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 4 個(gè)單端，單極 |
| 其它名稱： | AD7923BRUZ-REEL7DKR |
AD7923
Data Sheet
Rev. D | Page 22 of 24
The connection diagram is shown in Figure 30. The ADSP-218x
has the TFS and RFS of the SPORT tied together, with TFS set
as an output and RFS set as an input. The DSP operates in
alternate framing mode and the SPORT control register is set
up as described. The frame synchronization signal generated on
the TFS is tied to CS and, as with all signal processing applica-
tions, equidistant sampling is necessary. However, in this
example, the timer interrupt is used to control the sampling rate
of the ADC, and under certain conditions equidistant sampling
might not be achieved.
VDRIVE
AD79231
ADSP-218x1
SCLK
DR
RFS
TFS
DT
SCLK
DOUT
CS
DIN
1 ADDITIONAL PINS REMOVED FOR CLARITY.
VDD
03086-030
Figure 30. Interfacing to the ADSP-218x
The timer register, for instance, is loaded with a value that
provides an interrupt at the required sample interval. When an
interrupt is received, a value is transmitted with TFS/DT (ADC
control word). The TFS is used to control the RFS and therefore
the reading of data. The frequency of the serial clock is set in
the SCLKDIV register. When the instruction to transmit with
TFS is given (that is, AX0 = TX0), the state of the SCLK is
checked. The DSP waits until the SCLK has gone high, low, and
high before the transmission starts. If the timer and SCLK
values are chosen such that the instruction to transmit occurs
on or near the rising edge of SCLK, the data can be transmitted,
or it can wait until the next clock edge.
For example, if the ADSP-2189 has a 20 MHz crystal such that it
has a master clock frequency of 40 MHz, then the master cycle
time is 25 ns. If the SCLKDIV register is loaded with the value
3, then a SCLK of 5 MHz is obtained, and eight master clock
periods elapse for every SCLK period. Depending on the
throughput rate selected, if the timer registers are loaded with
the value 803, 100.5 SCLKs occur between interrupts and
subsequently between transmit instructions. This situation
results in nonequidistant sampling since the transmit
instruction occurs on a SCLK edge. If the number of SCLKs
between interrupts is an integer of N, equidistant sampling is
implemented by the DSP.
AD7923-to-DSP563xx
The connection diagram in Figure 31 shows how the AD7923
can be connected to the synchronous serial interface (ESSI) of
the DSP563xx family of DSPs from Motorola. Each ESSI (two
on board) is operated in synchronous mode (SYN bit in CRB =
1), with an internally generated word length frame sync for
both Tx and Rx (bits FSL1 = 0 and FSL0 = 0 in CRB). Normal
operation of the ESSI is selected by making MOD = 0 in the
CRB. Set the word length to 16 by setting bits WL1 = 1 and
WL0 = 0 in CRA. The FSP bit in the CRB should be set to 1 so
the frame sync is negative. It should be noted that for signal
processing applications, it is imperative that the frame synchro-
nization signal from the DSP563xx provides equidistant
sampling.
In the example shown in Figure 31, the serial clock is taken
from the ESSI, therefore the SCK0 pin must be set as an output,
SCKD = 1. The VDRIVE pin of the AD7923 takes the same supply
voltage as the DSP563xx, which allows the ADC to operate at a
higher voltage than the serial interface, that is, DSP563xx, if
necessary.
AD79231
DSP563xx1
SCK
SRD
STD
SC2
SCLK
DOUT
CS
DIN
VDRIVE
1 ADDITIONAL PINS REMOVED FOR CLARITY.
VDD
03086-031
Figure 31. Interfacing to the DSP563xx
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-20V-IX-B1 | CONVERTER MOD DC/DC 5.8V 75W |
| LT6700HDCB-2#TRPBF | IC COMP DUAL 400MV REF 6-DFN |
| VE-20T-IX-B1 | CONVERTER MOD DC/DC 6.5V 75W |
| LT6700HDCB-1#TRPBF | IC COMP DUAL 400MV REF 6-DFN |
| ISL31475EIBZ-T7A | IC TXRX RS485 FAULT PROT 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7923SRU-EP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4CH 200 kSPS 12-Bit W/ Sequencer RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD7923SRU-EP-RL7 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4CH 200 kSPS 12-Bit W/ Sequencer RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD7923WYRUZ-REEL7 | 功能描述:IC ADC 12BIT 4CH W/SEQ 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7924 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP |
| AD7924BRU | 功能描述:IC ADC 12BIT 4CH 1MSPS 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。