參數(shù)資料
型號(hào)： AD7710SQ
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： Signal Conditioning ADC
中文描述： 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, CDIP24
封裝： 0.300 INCH, HERMETIC SEALED, CERDIP-24
文件頁(yè)數(shù)： 9/28頁(yè)
文件大?。?/td> 220K
代理商： AD7710SQ
AD7710
REV. F
–9–
CONTROL REGISTER (24 BITS)
A write to the device with the A0 input low writes data to the control register. A read to the device with the A0 input low accesses the
contents of the control register. The control register is 24 bits wide and when writing to the register 24 bits of data must be written
otherwise the data will not be loaded to the control register. In other words, it is not possible to write just the first 12 bits of data into
the control register. If more than 24 clock pulses are provided before
TFS
returns high, then all clock pulses after the 24th clock
pulse are ignored. Similarly, a read operation from the control register should access 24 bits of data.
MSB
MD2
FS11
MD1
FS10
MD0
FS9
G2
FS8
G1
FS7
G0
FS6
CH
FS5
PD
FS4
WL
FS3
IO
FS2
BO
FS1
B/U
FS0
LSB
Operating Mode
MD2
MD1
MD0
Operating Mode
0
0
0
Normal Mode. This is the normal mode of operation of the device whereby a read to the device with A0
high accesses data from the data register. This is the default condition of these bits after the internal
power on reset.
Activate Self-Calibration. This activates self-calibration on the channel selected by CH. This is a one-step
calibration sequence, and when complete, the part returns to normal mode (with MD2, MD1, MD0 of
the control register returning to 0, 0, 0). The
DRDY
output indicates when this self-calibration is complete.
For this calibration type, the zero-scale calibration is done internally on shorted (zeroed) inputs and the
full-scale calibration is done internally on V
REF
.
Activate System Calibration. This activates system calibration on the channel selected by CH. This is a
two-step calibration sequence, with the zero-scale calibration done first on the selected input channel and
DRDY
indicating when this zero-scale calibration is complete. The part returns to normal mode at the
end of this first step in the two-step sequence.
Activate System Calibration. This is the second step of the system calibration sequence with full-scale
calibration being performed on the selected input channel. Once again,
DRDY
indicates when the full-
scale calibration is complete. When this calibration is complete, the part returns to normal mode.
Activate System Offset Calibration. This activates system offset calibration on the channel selected by
CH. This is a one-step calibration sequence and, when complete, the part returns to normal mode with
DRDY
indicating when this system offset calibration is complete. For this calibration type, the zero-scale
calibration is done on the selected input channel and the full-scale calibration is done internally on V
REF
.
Activate Background Calibration. This activates background calibration on the channel selected by CH. If
the background calibration mode is on, then the AD7710 provides continuous self-calibration of the
reference and shorted (zeroed) inputs. This calibration takes place as part of the conversion sequence,
extending the conversion time and reducing the word rate by a factor of six. Its major advantage is that
the user does not have to worry about recalibrating the device when there is a change in the ambient
temperature. In this mode, the shorted (zeroed) inputs and V
REF
, as well as the analog input voltage, are
continuously monitored and the calibration registers of the device are automatically updated.
Read/Write Zero-Scale Calibration Coefficients. A read to the device with A0 high accesses the contents
of the zero-scale calibration coefficients of the channel selected by CH. A write to the device with A0 high
writes data to the zero-scale calibration coefficients of the channel selected by CH. The word length for
reading and writing these coefficients is 24 bits, regardless of the status of the WL bit of the control
register. Therefore, when writing to the calibration register 24 bits of data must be written, otherwise the
new data will not be transferred to the calibration register.
Read/Write Full-Scale Calibration Coefficients. A read to the device with A0 high accesses the contents of
the full-scale calibration coefficients of the channel selected by CH. A write to the device with A0 high
writes data to the full-scale calibration coefficients of the channel selected by CH. The word length for
reading and writing these coefficients is 24 bits, regardless of the status of the WL bit of the control
register. Therefore, when writing to the calibration register 24 bits of data must be written, otherwise the
new data will not be transferred to the calibration register.
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
相關(guān)PDF資料
PDF描述
AD7710* Signal Conditioning ADC
AD7710 Signal Conditioning ADC(LC2MOS信號(hào)調(diào)節(jié)A/D轉(zhuǎn)換器)
AD7711AAR LC2MOS Signal Conditioning ADC with RTD Current Source
AD7711ASQ LC2MOS Signal Conditioning ADC with RTD Current Source
AD7711A* LC2MOS Signal Conditioning ADC with RTD Current Source
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7710SQ/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 24-Bit
AD7711 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents
AD7711A 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Current Source
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*