- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375238 > AD7710SQ (ANALOG DEVICES INC) Signal Conditioning ADC PDF資料下載
參數(shù)資料
| 型號： | AD7710SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Signal Conditioning ADC |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, CDIP24 |
| 封裝： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 220K |
| 代理商： | AD7710SQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁
AD7710
REV. F
–23–
Write Operation
Data can be written to either the control register or calibration
registers. In either case, the write operation is not affected by
the
DRDY
line and the write operation does not have any effect
on the status of
DRDY
. A write operation to the control register
or the calibration register must always write 24 bits to the
respective register.
Figure 13a shows a write operation to the AD7710 with
TFS
remaining low for the duration of the write operation. A0 deter-
mines whether a write operation transfers data to the control
register or to the calibration registers. This A0 signal must
remain valid for the duration of the serial write operation. As
before, the serial clock line should be low between read and
write operations. The serial data to be loaded to the AD7710
must be valid on the high level of the externally applied SCLK
signal. Data is clocked into the AD7710 on the high level of this
SCLK signal with the MSB transferred first. On the last active
high time of SCLK, the LSB is loaded to the AD7710.
Figure 13b shows a timing diagram for a write operation to the
AD7710 with
TFS
returning high during the write operation
and returning low again to write the rest of the data word. Tim-
ing parameters and functions are very similar to that outlined for
Figure 13a, but Figure 13b has a number of additional times to
show timing relationships when
TFS
returns high in the middle
of transferring a word.
Data to be loaded to the AD7710 must be valid prior to the
rising edge of the SCLK signal.
TFS
should return high during
the low time of SCLK. After
TFS
returns low again, the next bit
of the data word to be loaded to the AD7710 is clocked in on
next high level of the SCLK input. On the last active high time
of the SCLK input, the LSB is loaded to the AD7710.
t
35
t
33
SCLK (I)
SDATA (I)
A0 (I)
t
32
MSB
LSB
t
26
t
27
t
34
TFS
(I)
t
36
Figure 13a. External-Clocking Mode, Control/Calibration Register Write Operation
t
35
SCLK (I)
SDATA (I)
TFS
(I)
A0 (I)
MSB
BIT N
BIT N+1
t
32
t
26
t
30
t
27
t
36
t
35
t
36
Figure 13b. External-Clocking Mode, Control/Calibration Register Write Operation
(
TFS
Returns High During Write Operation)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7710* | Signal Conditioning ADC |
| AD7710 | Signal Conditioning ADC(LC2MOS信號調(diào)節(jié)A/D轉(zhuǎn)換器) |
| AD7711AAR | LC2MOS Signal Conditioning ADC with RTD Current Source |
| AD7711ASQ | LC2MOS Signal Conditioning ADC with RTD Current Source |
| AD7711A* | LC2MOS Signal Conditioning ADC with RTD Current Source |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7710SQ/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 24-Bit |
| AD7711 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents |
| AD7711A | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Current Source |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。