- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375236 > AD73360 (Analog Devices, Inc.) Six-Input Channel Analog Front End(通用6通道模擬輸入前端) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD73360 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Six-Input Channel Analog Front End(通用6通道模擬輸入前端) |
| 中文描述： | 六輸入通道模擬前端（通用6通道模擬輸入前端） |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大?。?/td> | 264K |
| 代理商： | AD73360 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Preliminary Technical Data
AD73360
–11–
Prelim A1 02/98
TERMINOLOGY
Absolute Gain
Absolute gain is a measure of converter gain for a known signal.
Absolute gain is measured (differentially) with a 1 kHz sine
wave at 0 dBm0 for each ADC. The absolute gain specification
is used for gain tracking error specification.
Crosstalk
Crosstalk is due to coupling of signals from a given channel
to an adjacent channel. It is defined as the ratio of the
amplitude of the coupled signal to the amplitude of the input
signal. Crosstalk is expressed in dB.
Gain Tracking Error
Gain tracking error measures changes in converter output for
different signal levels relative to an absolute signal level. The
absolute signal level is 0 dBm0 (equal to absolute gain) at 1
kHz for each ADC. Gain tracking error at 0 dBm0 (ADC) is 0
dB by definition.
Group Delay
Group Delay is defined as the derivative of radian phase with
respect to radian frequency, d(f)/df. Group delay is a measure
of average delay of a system as a function of frequency. A linear
system with a constant group delay has a linear phase response.
The deviation of group delay from a constant indicates the
degree of nonlinear phase response of the system.
Idle Channel Noise
Idle channel noise is defined as the total signal energy measured
at the output of the device when the input is grounded (mea-
sured in the frequency range 300 Hz–3400 Hz).
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities will create distortion
products at sum and difference frequencies of mfa ± nfb where
m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for
which neither m nor n are equal to zero. For final testing, the
second order terms include (fa + fb) and (fa – fb), while the
third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and
(fa – 2fb).
Power Supply Rejection
Power supply rejection measures the susceptibility of a device
to noise on the power supply. Power supply rejection is
measured by modulating the power supply with a sine wave and
measuring the noise at the output (relative to 0 dB).
Sample Rate
The sample rate is the rate at which each ADC updates its
output register. It is set relative to the DMCLK and the
programmable sample rate setting.
SNR+THD
Signal-to-noise ratio plus harmonic distortion is defined to be
the ratio of the rms value of the measured input signal to the
rms sum of all other spectral components in the frequency
range 300 Hz–3400 Hz, including harmonics but excluding dc.
ABBREVIATIONS
ADC
ALB
BW
CRx
Analog-to-Digital Converter.
Analog Loop-Back.
Bandwidth.
A Control Register where x is a placeholder for an
alphabetic character (A–E). There are five read/
write control registers on the AD73322—
designated CRA through CRE.
A bit position, where n is a placeholder for a
numeric character (0–7), within a control register;
where x is a placeholder for an alphabetic
character (A–E). Position 7 represents the MSB
and Position 0 represents the LSB.
Digital Gain Tap
Digital Loop-Back.
Device (Internal) Master Clock. This is the
internal master clock resulting from the external
master clock (MCLK) being divided by the on-
chip master clock divider.
Frame Sync Loop Back—where the SDOFS of
the final device in a cascade is connected to the
RFS and TFS of the DSP and the SDIFS of
first device in the cascade. Data input and out-
put occur simultaneously. In the case of Non-
FSLB, SDOFS and SDO are connected to the
Rx Port of the DSP while SDIFS and SDI are
connected to the Tx Port.
Programmable Gain Amplifier.
Switched Capacitor.
Signal-to-Noise Ratio.
Serial Port.
Total Harmonic Distortion.
Voice Bandwidth.
CRx:n
DGT
DLB
DMCLK
FSLB
PGA
SC
SNR
SPORT
THD
VBW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7339BS | 5 V Integrated High Speed ADC/Quad DAC System |
| AD7339 | 5 V Integrated High Speed ADC/Quad DAC System(高速8位A/D轉(zhuǎn)換器/四路8位D/A轉(zhuǎn)換器) |
| AD734 | 10 MHz, 4-Quadrant Multiplier/Divider(10MHz,四象限乘法器/除法器) |
| AD73511 | Low-Power CMOS Analog Front End with Flash based DSP Microcomputer(帶閃速DSP微計(jì)算機(jī)的單模擬前端) |
| AD7392 | Parallel Input Micropower 10- and 12-Bit DACs(并行輸入微功耗12位D/A轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD73360AR | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD73360AR-REEL | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 5V/5V/5V 28SOIC W - Tape and Reel |
| AD73360AR-REEL7 | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 5V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 5V/5V/5V 28SOIC W - Tape and Reel |
| AD73360ARZ | 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73360ARZ | 制造商:Analog Devices 功能描述:ANALOG FRONT END 6 CH 28SOIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。