參數(shù)資料
型號(hào): AD668AQ
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: 12-Bit Ultrahigh Speed Multiplying D/A Converter
中文描述: PARALLEL, WORD INPUT LOADING, 0.12 us SETTLING TIME, 12-BIT DAC, CDIP24
封裝: 0.300 INCH, SKINNY, CERDIP-24
文件頁(yè)數(shù): 4/16頁(yè)
文件大?。?/td> 602K
代理商: AD668AQ
AD668
REV. A
–4–
ORDERING GUIDE
Linearity
Error Max
@ 25
°
C
Voltage
Gain T.C.
Max ppm/
°
C
Temperature
Range
Package
Option
2
Model
1
AD668JQ
AD668KQ
AD668AQ
AD668SQ
0
°
C to +70
°
C
0
°
C to +70
°
C
–40
°
C to +85
°
C
–55
°
C to +125
°
C
±
1/2
±
1/4
±
1/2
±
1/2
±
30
±
15
±
30
±
40
Q-24
Q-24
Q-24
Q-24
NOTES
1
For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the
Analog Devices Military Products Databook or current AD668/883B data sheet.
2
Q = Cerdip.
DEFINITIONS
LINEARITY ERROR (also called INTEGRAL NONLINEAR-
ITY OR INL): Analog Devices defines linearity error as the
maximum deviation of the actual analog output from the ideal
output (a straight line drawn from 0 to FS) for any bit combina-
tion expressed in multiples of 1 LSB. The AD668 is laser
trimmed to 1/4 LSB (0.006% of FS) maximum linearity error at
+25
°
C for the K version and 1/2 LSB for the J and S versions.
DIFFERENTIAL LINEARITY ERROR (also called DIFFER-
ENTIAL NONLINEARITY or DNL): DNL is the measure of
the variation in the analog output, normalized to fun scale, asso-
ciated with a 1 LSB change in digital input code.
MONOTONICITY: A DAC is said to be monotonic if the out-
put either increases or remains constant as the digital input in-
creases. Monotonic behavior requires that the differential
linearity error not exceed 1 LSB in the negative direction.
UNIPOLAR OFFSET ERROR (DAC OFFSET): The DAC
offset is the portion of the DAC output that is independent of
the digital input. The unipolar DAC offset error is measured as
the deviation of the analog output from the ideal (0 V or 0 mA)
when the analog input is set to 100% and the digital inputs are
set to all 0s.
BIPOLAR OFFSET ERROR: The deviation of the analog out-
put from the ideal (negative half-scale) when the DAC is con-
nected in the bipolar mode (Pin 16 connected to Pin 20), the
analog input is set to 100%, and the digital inputs are set to all
0s is called the bipolar offset error.
BIPOLAR ZERO ERROR: The deviation of the analog output
from the ideal (0 V or 0 mA) for bipolar mode when only the
MSB is on (100 . . . 00) is called bipolar zero error.
COMPLIANCE VOLTAGE: The allowable voltage excursion
at the output node of a DAC which will not degrade the accu-
racy of the DAC output.
SETTLING TIME (DIGITAL CHANNEL): The time re-
quired for the output to reach and remain within a specified
error band about its final value, measured from the digital input
transition.
SETTLING TIME (ANALOG CHANNEL): The time re-
quired for the output to reach and remain within a specified er-
ror band about its final value, measured from the analog input’s
crossing of it’s 50% value.
GAIN ERROR: The difference between the ideal and actual
output span of FS – 1 LSB, expressed either in % of FS or LSB,
when all bits are on is called the gain error.
PIN CONFIGURATION
相關(guān)PDF資料
PDF描述
AD668J 12-Bit Ultrahigh Speed Multiplying D/A Converter
AD668K 12-Bit Ultrahigh Speed Multiplying D/A Converter
AD668KQ RES 36.0 OHM 1/8W 1% 0805 SMD
AD668S 12-Bit Ultrahigh Speed Multiplying D/A Converter
AD668SQ 12-Bit Ultrahigh Speed Multiplying D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD668J 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Multiplying D/A Converter
AD668JQ 制造商:Analog Devices 功能描述:DAC 1-CH R-2R/Current Steering 12-bit 24-Pin CDIP Tube
AD668K 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Multiplying D/A Converter
AD668KQ 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD668S 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Multiplying D/A Converter