, 1, 21 RD CS RST Loa" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD664KP
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 22/23闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DAC 12BIT QUAD MONO 44-PLCC
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Data Converter Fundamentals
DAC Architectures
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
瑷�(sh猫)缃檪闁擄細 8µs
浣嶆暩(sh霉)锛� 12
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 骞惰伅(li谩n)
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 4
闆诲闆绘簮锛� 闆� ±
鍔熺巼鑰楁暎锛堟渶澶э級锛� 525mW
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 44-LCC锛圝 褰㈠紩绶氾級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 44-PLCC锛�16.59x16.59锛�
鍖呰锛� 绠′欢
杓稿嚭鏁�(sh霉)鐩拰椤炲瀷锛� 4 闆诲锛屽柈妤�锛�4 闆诲锛岄洐妤�
閲囨ǎ鐜囷紙姣忕锛夛細 125k
AD664
REV.
鈥�8鈥�
Table II. AD664 Digital Truth Table
Function
DS1, DS0
LS
MS
TR
QS0
, 1, 21
RD
CS
RST
Load 1st Rank (data)
DACA
00
0
1
Select Quad
1
鈫�01
DACB
01
0
1
Select Quad
1
鈫�01
DACC
10
0
1
Select Quad
1
鈫�01
DACD
11
0
1
Select Quad
1
鈫�01
Load 2nd Rank (data)
XX
1
XXX
1
鈫�01
Readback 2nd Rank (data)
Select D/A
X
1
Select Quad
0
1
鈫�01
Reset
XX
X
XXX
X
0
Transparent
1
All DACs
XX
1
0
000
1
鈫�01
DACA
00
0
1
0
000
1
鈫�01
DACB
01
0
1
0
000
1
鈫�01
DACC
10
0
1
0
000
1
鈫�01
DACD
11
0
1
0
000
1
鈫�01
Mode Select
1, 2
1st Rank
XX
0
1
00X
1
鈫�01
2nd Rank
XX
1
0
1
XXX
1
鈫�01
Readback Mode1
XX
X
0100X
01
鈫�01
Update 2nd Rank
and Mode
XX
1
0
XXX
1
鈫�01
NOTES
X = Don鈥檛 Care.
1For 44-pin versions only. Allow the AD664 to be addressed in 4-bit nibble, 8-bit byte or 12-bit parallel words.
2For MS, TR, LS = 0, a MS 1st write occurs.
Figure 9a. Update Output of a Single DAC
25 CTMIN to TMAX
SYMBOL
MIN (ns)
tLS*0
0
tDS
00
tDH
00
tLW
60
80
tCH
30
50
tAS
00
tAH
00
*FOR tLS > 0, THE WIDTH OF LS MUST BE
INCREASED BY THE SAME AMOUNT THAT
tLS IS GREATER THAN 0 ns.
Figure 9b. Update Output of a Single DAC Timing
The following sections detail the timing requirements for
various data loading schemes. All of the timing specifica-
tions shown assume VIH = 2.4 V, VIL = 0.4 V, VCC = +15 V,
VEE = 鈥�15 V and VLL = +5 V.
Load and Update One DAC Output
In this first example, the object is simply to change the output of
one of the four DACs on the AD664 chip. The procedure is to
select the address bits that indicate the DAC to be programmed,
pull LATCH SELECT (LS) low, pull CHIP SELECT (CS)
low, release LS and then release CS. When CS goes low, data
enters the first rank of the input latch. As soon as LS goes high,
the data is transferred into the second rank and produces the
new output voltage. During this transfer, MS, TR, RD and RST
should be held high.
Preloading the First Rank of One DAC
In this case, the object is to load new data into the first rank of
one of the DACs but not the output. As in the previous case, the
address and data inputs are placed on the appropriate pins. LS
is then brought to 鈥�0鈥� and then CS is asserted. Note that in this
situation, however, CS goes high before LS goes high. The in-
put data is prevented from getting to the second rank and affect-
ing the output voltage.
D
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-J42-MW-S CONVERTER MOD DC/DC 15V 100W
AD7228KPZ IC DAC 8BIT OCTAL W/AMP 28-PLCC
VI-JTM-MW-S CONVERTER MOD DC/DC 10V 100W
VI-J7W-MZ-B1 CONVERTER MOD DC/DC 5.5V 25W
VI-J5N-MW-S CONVERTER MOD DC/DC 18.5V 100W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD664KPZ 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD MONO 44-PLCC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 瑷�(sh猫)缃檪闁�:1µs 浣嶆暩(sh霉):8 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:8 闆诲闆绘簮:闆� ± 鍔熺巼鑰楁暎锛堟渶澶э級:941mW 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:24-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:8 闆诲锛屽柈妤� 閲囨ǎ鐜囷紙姣忕锛�:*
AD664SD-BIP 鍔熻兘鎻忚堪:鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒- DAC IC QUAD 12-BIT DAC IC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�:1 DAC 杓稿嚭绔暩(sh霉)閲�:1 杞�(zhu菐n)鎻涢€熺巼:2 MSPs 鍒嗚鲸鐜�:16 bit 鎺ュ彛椤炲瀷:QSPI, SPI, Serial (3-Wire, Microwire) 绌�(w臎n)瀹氭檪闁�:1 us 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:SOIC-14 灏佽:Tube
AD664SD-BIP/883B 鍔熻兘鎻忚堪:鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒- DAC IC MONO 12-BIT QUAD RoHS:鍚� 鍒堕€犲晢:Analog Devices 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�:4 DAC 杓稿嚭绔暩(sh霉)閲�:4 杞�(zhu菐n)鎻涢€熺巼: 鍒嗚鲸鐜�:12 bit 鎺ュ彛椤炲瀷:Serial (I2C) 绌�(w臎n)瀹氭檪闁�: 鏈€澶у伐浣滄韩搴�:+ 105 C 瀹夎棰�(f膿ng)鏍�: 灏佽 / 绠遍珨:TSSOP 灏佽:Reel
AD664SD-UNI 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:DAC 4-CH R-2R 12-BIT 28CDIP - Rail/Tube 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD UNIPOL 28-CDIP 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:CONVERTER - DAC
AD664SD-UNI/883B 鍔熻兘鎻忚堪:鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒- DAC IC QUAD 12-BIT DAC IC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�:1 DAC 杓稿嚭绔暩(sh霉)閲�:1 杞�(zhu菐n)鎻涢€熺巼:2 MSPs 鍒嗚鲸鐜�:16 bit 鎺ュ彛椤炲瀷:QSPI, SPI, Serial (3-Wire, Microwire) 绌�(w臎n)瀹氭檪闁�:1 us 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:SOIC-14 灏佽:Tube