000000000000 = 鈥� VREF
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD664KP
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 19/23闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DAC 12BIT QUAD MONO 44-PLCC
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Data Converter Fundamentals
DAC Architectures
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
瑷�(sh猫)缃檪闁擄細 8µs
浣嶆暩(sh霉)锛� 12
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 骞惰伅(li谩n)
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 4
闆诲闆绘簮锛� 闆� ±
鍔熺巼鑰楁暎锛堟渶澶э級锛� 525mW
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 44-LCC锛圝 褰㈠紩绶氾級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 44-PLCC锛�16.59x16.59锛�
鍖呰锛� 绠′欢
杓稿嚭鏁�(sh霉)鐩拰椤炲瀷锛� 4 闆诲锛屽柈妤碉紱4 闆诲锛岄洐妤�
閲囨ǎ鐜囷紙姣忕锛夛細 125k
AD664
REV.
鈥�5鈥�
Table I. Transfer Functions
Mode = UNI
Mode = BIP
000000000000 = 0 V
000000000000 = 鈥� VREF/2
Gain = 1
100000000000 = VREF/2
100000000000 = 0 V
111111111111 = VREF 鈥� 1 LSB
111111111111 = VREF/2 鈥�1 LSB
000000000000 = 0 V
000000000000 = VREF
Gain = 2
100000000000 = VREF
100000000000 = 0 V
111111111111 = 2
脳 V
REF 鈥� 1 LSB
111111111111 = +VREF 鈥� 1 LSB
DEFINITIONS OF SPECIFICATIONS
LINEARITY ERROR: Analog Devices defines linearity error as
the maximum deviation of the actual, adjusted DAC output
from the ideal analog output (a straight line drawn from 0 to FS
鈥� 1 LSB) for any bit combination. This is also referred to as
relative accuracy. The AD664 is laser-trimmed to typically
maintain linearity errors at less than
卤1/4 LSB.
MONOTONICITY: A DAC is said to be monotonic if the out-
put either increases or remains constant for increasing digital
inputs such that the output will always be a nondecreasing func-
tion of input. All versions of the AD664 are monotonic over
their full operating temperature range.
DIFFERENTIAL LINEARITY: Monotonic behavior requires
that the differential linearity error be less than 1 LSB both at
25
掳C as well as over the temperature range of interest. Differen-
tial nonlinearity is the measure of the variation in analog value,
normalized to full scale, associated with a 1 LSB change in digi-
tal input code. For example, for a 10 V full-scale output, a
change of 1 LSB in digital input code should result in a
2.44 mV change in the analog output (VREF = 10 V, Gain = 1,
1 LSB = 10 V
脳 1/4096 = 2.44 mV). If in actual use, however, a
1 LSB change in the input code results in a change of only
0.61 mV (1/4 LSB) in analog output, the differential non-
linearity error would be 鈥�1.83 mV, or 鈥�3/4 LSB.
GAIN ERROR: DAC gain error is a measure of the difference
between the output span of an ideal DAC and an actual device.
UNIPOLAR OFFSET ERROR: Unipolar offset error is the dif-
ference between the ideal output (0 V) and the actual output of
a DAC when the input is loaded with all 鈥�0s鈥� and the MODE is
unipolar.
BIPOLAR ZERO ERROR: Bipolar zero error is the difference
between the ideal output (0 V) and the actual output of a DAC
when the input code is loaded with the MSB = 鈥�1鈥� and the rest
of the bits = 鈥�0鈥� and the MODE is bipolar.
SETTLING TIME: Settling time is the time required for the
output to reach and remain within a specified error band about
its final value, measured from the digital input transition.
CROSSTALK: Crosstalk is the change in an output caused by
a change in one or more of the other outputs. It is due to
capacitive and thermal coupling between outputs.
REFERENCE FEEDTHROUGH: The portion of an ac refer-
ence signal that appears at an output when all input bits are low.
Feedthrough is due to capacitive coupling between the reference
input and the output. It is specified in decibels at a particular
frequency.
REFERENCE 3 dB BANDWIDTH: The frequency of the ac
reference input signal at which the amplitude of the full-scale
output response falls 3 dB from the ideal response.
GLITCH IMPULSE: Glitch impulse is an undesired output
voltage transient caused by asymmetrical switching times in the
switches of a DAC. These transients are specified by their net
area (in nV-sec) of the voltage vs. time characteristic.
PIN CONFIGURATIONS
28-Pin DIP Package
44-Pin Package
D
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-J42-MW-S CONVERTER MOD DC/DC 15V 100W
AD7228KPZ IC DAC 8BIT OCTAL W/AMP 28-PLCC
VI-JTM-MW-S CONVERTER MOD DC/DC 10V 100W
VI-J7W-MZ-B1 CONVERTER MOD DC/DC 5.5V 25W
VI-J5N-MW-S CONVERTER MOD DC/DC 18.5V 100W
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD664KPZ 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD MONO 44-PLCC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 瑷�(sh猫)缃檪闁�:1µs 浣嶆暩(sh霉):8 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:8 闆诲闆绘簮:闆� ± 鍔熺巼鑰楁暎锛堟渶澶э級:941mW 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:24-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:8 闆诲锛屽柈妤� 閲囨ǎ鐜囷紙姣忕锛�:*
AD664SD-BIP 鍔熻兘鎻忚堪:鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒- DAC IC QUAD 12-BIT DAC IC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�:1 DAC 杓稿嚭绔暩(sh霉)閲�:1 杞�(zhu菐n)鎻涢€熺巼:2 MSPs 鍒嗚鲸鐜�:16 bit 鎺ュ彛椤炲瀷:QSPI, SPI, Serial (3-Wire, Microwire) 绌�(w臎n)瀹氭檪闁�:1 us 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:SOIC-14 灏佽:Tube
AD664SD-BIP/883B 鍔熻兘鎻忚堪:鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒- DAC IC MONO 12-BIT QUAD RoHS:鍚� 鍒堕€犲晢:Analog Devices 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�:4 DAC 杓稿嚭绔暩(sh霉)閲�:4 杞�(zhu菐n)鎻涢€熺巼: 鍒嗚鲸鐜�:12 bit 鎺ュ彛椤炲瀷:Serial (I2C) 绌�(w臎n)瀹氭檪闁�: 鏈€澶у伐浣滄韩搴�:+ 105 C 瀹夎棰�(f膿ng)鏍�: 灏佽 / 绠遍珨:TSSOP 灏佽:Reel
AD664SD-UNI 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:DAC 4-CH R-2R 12-BIT 28CDIP - Rail/Tube 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD UNIPOL 28-CDIP 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:CONVERTER - DAC
AD664SD-UNI/883B 鍔熻兘鎻忚堪:鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒- DAC IC QUAD 12-BIT DAC IC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�:1 DAC 杓稿嚭绔暩(sh霉)閲�:1 杞�(zhu菐n)鎻涢€熺巼:2 MSPs 鍒嗚鲸鐜�:16 bit 鎺ュ彛椤炲瀷:QSPI, SPI, Serial (3-Wire, Microwire) 绌�(w臎n)瀹氭檪闁�:1 us 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:SOIC-14 灏佽:Tube
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳