- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373868 > AD4360-8 (Analog Devices, Inc.) Integrated Synthesizer and VCO PDF資料下載
參數(shù)資料
| 型號： | AD4360-8 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | Integrated Synthesizer and VCO |
| 中文描述： | 綜合合成器和VCO |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 332K |
| 代理商： | AD4360-8 |
ADF4360-8
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Rev. A | Page 7 of 24
ADF4360-8
TOP VIEW
(Not to Scale)
CPGND
1
AV
DD
AGND
2
3
RF
OUT
A
RF
OUT
B
V
VCO
4
5
6
DATA
18
CLK
17
REF
IN
DGND
16
15
C
N
R
SET
14
13
V
T
7
A
8
L
9
L
A
C
C
1
C
2
C
2
A
2
D
D
2
M
2
L
1
0
PIN 1
IDENTIFIER
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
1
CPGND
2
AV
DD
Description
Charge Pump Ground. This is the ground return path for the charge pump.
Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should be
placed as close as possible to this pin. AV
DD
must have the same value as DV
DD
.
Analog Ground. This is the ground return path of the prescaler and VCO.
VCO Output. The output level is programmable from 0 dBm to
9 dBm. See the Output Matching section for a
description of the various output stages.
VCO Complementary Output. The output level is programmable from 0 dBm to 9 dBm. See the Output Matching
section for a description of the various output stages.
Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane should
be placed as close as possible to this pin. V
VCO
must have the same value as AV
DD
.
Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP
output voltage.
An external inductor to AGND should be connected to this pin to set the ADF4360-8 output frequency. L1 and L2
need to be the same value. A 470 resistor should be added in parallel to AGND.
An external inductor to AGND should be connected to this pin to set the ADF4360-8 output frequency. L1 and L2
need to be the same value. A 470 resistor should be added in parallel to AGND.
Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
Connecting a resistor between this pin and CP
GND
sets the maximum charge pump output current for the synthesizer.
The nominal voltage potential at the R
SET
pin is 0.6 V. The relationship between
I
CP
and
R
SET
is
75
.
11
=
3, 8, 11, 22
4
AGND
RF
OUT
A
5
RF
OUT
B
6
V
VCO
7
V
TUNE
9
L1
10
L2
12
13
C
C
R
SET
SET
CPmax
R
I
where
R
SET
= 4.7 k,
I
CPmax
= 2.5 mA.
Internal Compensation Node. This pin must be decoupled to V
VCO
with a 10 μF capacitor.
Digital Ground.
Reference Input. This is a CMOS input with a nominal threshold of V
DD
/2 and a dc equivalent input resistance of
100 k (see Figure 16). This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit
shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high
impedance CMOS input.
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four
latches, and the relevant latch is selected using the control bits.
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be
accessed externally.
Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane should be
placed as close as possible to this pin. DV
DD
must have the same value as AV
DD
.
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state mode.
Taking the pin high powers up the device depending on the status of the power-down bits.
Charge Pump Output. When enabled, this provides ±I
CP
to the external loop filter, which in turn drives the internal VCO.
14
15
16
C
N
DGND
REF
IN
17
CLK
18
DATA
19
LE
20
MUXOUT
21
DV
DD
23
CE
24
CP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD45048ARZ-REEL | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048ARZ-REEL7 | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048AR-REEL | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048AR-REEL7 | Rail-to-Rail Upstream ADSL Line Driver |
| AD45048 | Rail-to-Rail Upstream ADSL Line Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD43ABS | 制造商:POP 功能描述: 制造商:RIVETS 功能描述: |
| AD43BS | 制造商:POP 功能描述: 制造商:RIVETS 功能描述: |
| AD43BSLF | 制造商:POP 功能描述: |
| AD43H | 制造商:POP 功能描述: |
| AD44 | 制造商:SMC Corporation of America 功能描述:BOWL, AUTO DRAIN FILTER FOR AF4000 制造商:MQP (ELECTRONICS) 功能描述:ADAPTOR DIL 40WAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。