參數(shù)資料
型號(hào)： AD4360-8
廠商： Analog Devices, Inc.
元件分類(lèi)： XO, clock
英文描述： Integrated Synthesizer and VCO
中文描述： 綜合合成器和VCO
文件頁(yè)數(shù)： 20/24頁(yè)
文件大小： 332K
代理商： AD4360-8
ADF4360-8
N COUNTER LATCH
Table 8
shows the input data format for programming the
N counter latch.
Rev. A | Page 20 of 24
Reserved Bits
DB2 to DB7 are spare bits and have been designated as
reserved. They should be programmed to 0.
B Counter Latch
B13 to B1 program the B counter. The divide range is 3
(00...0011) to 8191 (11...111).
Overall Divide Range
The overall VCO feedback divide range is defined by B.
CP Gain
DB21 of the N counter latch in the ADF4360 family is the
charge pump gain bit. When it is programmed to 1, Current
Setting 2 is used. When programmed to 0, Current Setting 1 is used.
This bit can also be programmed through DB10 of the control
latch. The bit always reflects the latest value written to it, whether
this is through the control latch or the N counter latch.
R COUNTER LATCH
With (C2, C1) = (0, 1), the R counter latch is programmed.
Table 9
shows the input data format for programming the
R counter latch.
R Counter
R1 to R14 set the counter divide ratio. The divide range is
1 (00...001) to 16383 (111...111).
Antibacklash Pulse Width
DB16 and DB17 set the antibacklash pulse width.
Lock Detect Precision
DB18 is the lock detect precision bit. This bit sets the number of
reference cycles with less than 15 ns phase error for entering the
locked state. With LDP at 1, five cycles are taken; with LDP at 0,
three cycles are taken.
Test Mode Bit
DB19 is the test mode bit (TMB) and should be set to 0. With
TMB = 0, the contents of the test mode latch are ignored and
normal operation occurs, as determined by the contents of the
control latch, R counter latch, and N counter latch. Note that
test modes are for factory testing only and should not be
programmed by the user.
Band Select Clock
These bits set a divider for the band select logic clock input.
The output of the R counter is, by default, the value used to
clock the band select logic; if this value is too high (>1 MHz), a
divider can be switched on to divide the R counter output to a
smaller value (see Table 9).
Reserved Bits
DB23 to DB22 are spare bits that have been designated as
reserved. They should be programmed to 0.
相關(guān)PDF資料
PDF描述
AD45048ARZ-REEL Rail-to-Rail Upstream ADSL Line Driver
AD45048ARZ-REEL7 Rail-to-Rail Upstream ADSL Line Driver
AD45048AR-REEL Rail-to-Rail Upstream ADSL Line Driver
AD45048AR-REEL7 Rail-to-Rail Upstream ADSL Line Driver
AD45048 Rail-to-Rail Upstream ADSL Line Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD43ABS 制造商:POP 功能描述: 制造商:RIVETS 功能描述:
AD43BS 制造商:POP 功能描述: 制造商:RIVETS 功能描述:
AD43BSLF 制造商:POP 功能描述:
AD43H 制造商:POP 功能描述:
AD44 制造商:SMC Corporation of America 功能描述:BOWL, AUTO DRAIN FILTER FOR AF4000 制造商:MQP (ELECTRONICS) 功能描述:ADAPTOR DIL 40WAY
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*