參數(shù)資料
型號(hào)： AD28msp01KST⒂
廠商： Analog Devices, Inc.
英文描述： PSTN Signal Port
中文描述： PSTN的信號(hào)端口
文件頁(yè)數(shù)： 2/28頁(yè)
文件大小： 368K
代理商： AD28MSP01KST⒂
AD28msp01
REV. A
–2–
CS
t
CONV
t
BAUD
t
BIT
M
CLK
RESET
ANALOG
SIGMA-DELTA
MODULATOR
DIGITAL
DECIMATION
FILTER
DIGITAL
ANTI-ALIASING
LOW-PASS FILTER
DIGITAL
HIGH-PASS
FILTER
RESAMPLING
INTERPOLATION
FILTER
SERIAL
PORT
1
1.728 MHz
16
28.8/32.0/38.4 kHz
16
7.2/8.0/9.6 kHz
16
7.2/8.0/9.6 kHz
SDI
SDIFS
SDO
SDOFS
SCLK
V
IN
VOLTAGE
REFERENCE
ANALOG
SMOOTHING
FILTER
DIGITAL
SIGMA-DELTA
MODULATOR
DIGITAL
INTERPOLATION
FILTER
DIGITAL
ANTI-IMAGING
LOW-PASS
FILTER
1
1.728 MHz
16
1.728 MHz
16
28.8/32.0/38.4 kHz
16
7.2/8.0/9.6 kHz
V
OUT+
V
OUT–
V
FB
OUTPUT
DIFF.
AMP
TSYNC
r
CONV
r
BAUD
r
BIT
CLOCK GENERATION
CONTROL
REGISTERS
INTERNAL CLOCK
CONTROL CIRCUITRY
AND
SEQUENCER
500k
16-BIT SIGMA-DELTA ADC
16-BIT SIGMA-DELTA DAC
IAMP
Figure 1. AD28msp01 Block Diagram
PIN DESCRIPTIONS
Name
Type Description
Analog Interface
V
IN
I
Analog input to the inverting terminal of the
input amplifier.
Feedback terminal of the input amplifier.
Analog output from the noninverting terminal
of the output differential amplifier.
Analog output from inverting terminal of the
output differential amplifier.
V
FB
V
OUTP
O
O
V
OUTN
O
Serial Interface
SCLK
O/Z
Serial clock used for clocking data or control
bits to/from the serial port (SPORT). The
frequency of this clock is 1.7280 MHz. This
pin is 3-stated when the CS is low.
Serial data input of the SPORT. Both data
and control information are input on this pin.
This pin is ignored when CS is low.
Serial data output of the SPORT. Both data
and control information are output on this
pin. This pin is 3-stated when CS is low.
Framing synchronization signal for serial data
transfers to the AD28msp01 (via the SDI
pin). This pin is ignored when CS is low.
SDI
I
SDO
O/Z
SDIFS
I
Name
Type Description
SDOFS
O/Z
Framing synchronization signal for serial data
transfers from the AD28msp01 (via the SDO
pin). This pin is 3-stated when CS is low.
Clock Generation
TSYNC
I
Transmit synchronization clock. This signal is
used to synchronize the transmit clocks and
the converter clocks to an external terminal/
bit-rate clock. It is used in the V.32 TSYNC
and Asynchronous TSYNC modes and is
ignored in other operating modes. The
frequency of the external clock must be
programmed in Control Register 0. This pin
must be tied high or low if it is not being
used.
Transmit bit rate clock. This is an output
clock whose frequency is programmable via
Control Register 3. It is synchronized with
the TCONV clock.
Transmit baud rate clock. This is an output
clock whose frequency is programmable via
Control Register 3. It is synchronized with
the TCONV clock.
TBIT
O
TBAUD O
相關(guān)PDF資料
PDF描述
AD28MSP01KP PSTN Signal Port
AD28MSP01KR PSTN Signal Port
AD28MSP02 RD Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Low Cost 2W Dual Output Converter; Industry Standard SIP7 and DIP14 Packages; Power Sharing on Outputs; Optional Continuous Short Circuit Protected; 1kVDC & 2kVDC Isolation Options; UL94V-0 Package Material; Efficiency to 86%
AD28MSP02BN Voiceband Signal Port
AD28MSP02BR Voiceband Signal Port
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD28MSP01KST⒂ 制造商:AD 制造商全稱:Analog Devices 功能描述:PSTN Signal Port
AD28MSP02 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port
AD28MSP02BN 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD28MSP02BR 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD28MSP02KN 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*