- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373866 > AD28msp01KST⒂ (Analog Devices, Inc.) PSTN Signal Port PDF資料下載
參數(shù)資料
| 型號： | AD28msp01KST⒂ |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | PSTN Signal Port |
| 中文描述： | PSTN的信號端口 |
| 文件頁數(shù)： | 12/28頁 |
| 文件大?。?/td> | 368K |
| 代理商： | AD28MSP01KST⒂ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD28msp01
REV. A
–12–
V.32 Internal Sync Mode
In V.32 Internal Sync Mode, shown in Figure 8, the AD28msp01’s
transmit clocks are generated internally. The receive circuitry
operates synchronous to the transmit circuitry, but the data can
be resampled at a different phase through the resampling inter-
polation filter.
TCONV, TBIT and TBAUD are generated internally and can
be phase adjusted with the Transmit Phase Adjust Register
(Control Register 5). RCONV, RBIT and RBAUD are also gen-
erated internally and can be phase adjusted with the Receive
Phase Adjust Register (Control Register 4).
TCONV initiates a new ADC sample update, loads the ADC
register (Data Register 2), and loads the DAC register (Data
Register 0) with a new sample.
The digital resampling interpolation filter can be used for digital
resampling of the received signal. Enable this function by setting
Bit 9 in Control Register 0. The phase of the resampled signal is
adjusted with the Receive Phase Adjust Register. Samples are
loaded into the interpolator at the TCONV rate and are
resampled at the RCONV rate.
When entering V.32 Internal Sync Mode, RCONV is first
locked to TCONV. RCONV is then phase adjusted whenever a
new value is written to the Receive Phase Adjust Register (Con-
trol Register 4). If this mode is entered from a non-V.32 mode,
the device performs a soft reset. The time required to lock
TCONV to RCONV is dependent on the phase difference be-
tween RCONV and TCONV when entering the mode.
This mode is entered by setting the Operating Mode field in
Control Register 0. The RCONV/TCONV rate can be set to
9.6 kHz, 8.0 kHz or 7.2 kHz by setting the sample rate bit field
in Control Register 0. The TBIT and TBAUD clock rates are
set by adjusting the appropriate bits in Control Register 3. The
RBIT and RBAUD clock rates are set by adjusting the appropri-
ate bits in Control Register 2. The bit and baud rates can be set
to any combination of clock rates listed in the control register
descriptions.
ECHO
CANCELLATION
TO MODEM RX
FROM MODEM TX
DATA
REGISTER 1
DATA
REGISTER 3
PHASE
ADJUST
INTERPOLATION
FILTER
AD28msp01
A/D
DATA
REGISTER 2
CONTROL
REGISTER 4
RX PHASE ADJUST
RRX CLOCKS
ANALOG IN
TX CLOCKS
MCLK
TCONV
TBIT
TBAUD
PHASE ADJUST
D/A
DATA
REGISTER 0
16
ANALOG OUT
CONVERT
START
16
16
16
16
16
16
16
DSP Processor
RCONV
RBIT
RBAUD
PHASE ADJUST
CONTROL
REGISTER 5
TX PHASE ADJUST
Figure 8. V.32 Internal Sync Mode Block Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD28MSP01KP | PSTN Signal Port |
| AD28MSP01KR | PSTN Signal Port |
| AD28MSP02 | RD Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Low Cost 2W Dual Output Converter; Industry Standard SIP7 and DIP14 Packages; Power Sharing on Outputs; Optional Continuous Short Circuit Protected; 1kVDC & 2kVDC Isolation Options; UL94V-0 Package Material; Efficiency to 86% |
| AD28MSP02BN | Voiceband Signal Port |
| AD28MSP02BR | Voiceband Signal Port |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD28MSP01KST⒂ | 制造商:AD 制造商全稱:Analog Devices 功能描述:PSTN Signal Port |
| AD28MSP02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port |
| AD28MSP02BN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD28MSP02BR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD28MSP02KN | 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port |
發(fā)布緊急采購，3分鐘左右您將得到回復。