- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8648 > AD1953YSTZRL (Analog Devices Inc)IC DSP DAC AUDIO3CH/26BIT 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD1953YSTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 36/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP DAC AUDIO3CH/26BIT 48LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準包裝： | 2,000 |
| 系列： | SigmaDSP® |
| 位數(shù)： | 26 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 3 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 540mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 6 電壓，單極 |
| 采樣率（每秒）： | 48k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁
REV. 0
AD1953
–9–
PRODUCT OVERVIEW (continued from page 1)
An extensive SPI port allows click-free parameter updates, along
with readback capability from any point in the algorithm flow.
The AD1953 also includes ADI’s patented multibit
Σ- DAC
architecture. This architecture provides 112 dB SNR and dynamic
range and THD+N of –100 dB. These specifications allow the
AD1953 to be used in applications ranging from low end
boom-boxes to high end professional mixing/editing systems.
The AD1953 has a digital output that allows it to be used purely
as a DSP. This digital output can also be used to drive an exter-
nal DAC to extend the number of channels beyond the three
that are provided on the chip. This chip can be used with either
its default signal processing program or with a custom user-
designed program. Graphical programming tools are available
from ADI for custom programming.
Features
The AD1953 is comprised of a 26-bit DSP (48-bit with double-
precision) for interpolation and audio processing, three multibit
Σ- modulators, and analog output drive circuitry. Other features
include an on-chip parameter RAM using a “safe-upload” feature
for transparent and simultaneous updates of filter coefficients.
Digital de-emphasis filters are also included. On-chip input
selectors allow up to three sources of serial data and master
clock to be selected. The 3-channel configuration is especially
useful for 2.1 playback systems that include two satellite speakers
and a subwoofer. The default program allows for independent
equalization and compression/limiting for the satellite and
subwoofer outputs. Figure 1 shows the block diagram of the device.
The AD1953 contains a program RAM that is booted from an
internal program ROM on power-up. Signal-processing param-
eters are stored in a 256-location parameter RAM, which is
initialized on power-up by an internal boot ROM. New values
are written to the parameter RAM using the SPI port. The
values stored in the parameter RAM control the IIR equalization
filters, the dual-band compressor/limiter, the delay values, and
the settings of the stereo spreading algorithm.
The AD1953 has a very sophisticated SPI port that supports
complete read/write capability of both the program RAM and
the parameter RAM. Two control registers are also provided to
control the chip serial modes and various other optional fea-
tures. Handshaking is included for ease of memory uploads/
downloads.
The AD1953 contains eight independent data-capture circuits
that can be programmed to tap the signal flow of the processor
at any point in the DSP algorithm flow. Two of these data-
capture circuits can be read back over the SPI port, and the
other six are fed to a serial output pin operating either in TDM
mode (for all six channels) or 2-channel mode for simple con-
nection to an external DAC. This allows the basic functionality
of the AD1953 to be easily extended.
The processor core in the AD1953 has been designed from the
ground up for straightforward coding of sophisticated compres-
sion/limiting algorithms. The AD1953 contains two independent
compressor/limiters with rms based amplitude detection and
attack/hold/release controls, together with an arbitrary compres-
sion curve that is loaded by the user into a lookup table that
resides in the parameter RAM. The compressor also features
look-ahead compression, which prevents compressor overshoots.
The AD1953 has a very flexible serial data input port that allows
for glueless interconnection to a variety of ADCs, DSP chips,
AES/EBU receivers, and sample rate converters. The AD1953
can be configured in left-justified, I
2S, right-justified, or DSP
serial port compatible modes. It can support 16, 20, and 24 bits
in all modes. The AD1953 accepts serial audio data in MSB
first, twos complement format. The part can also be set up in a
4-channel serial input mode by simultaneously using the serial
input mux and the auxiliary serial input.
The AD1953 operates from a single 5 V power supply. It is
fabricated on a single monolithic integrated circuit and is housed
in a 48-lead LQFP package for operation over the temperature
range –40
°C to +105°C.
3:1
AUDIO
DATA
MUX1
3
SPI PORT
3:1
MCLK
MUX1
MCLK
GENERATOR1
(256/512 fS IN)
256/512 fS OUT
DAC – L
COEFFICIENT
ROM
64
22
26
22
DSP CORE
DATA FORMAT:
3.23 (SINGLE PRECISION)
3.45 (DOUBLE PRECISION)
3
ANALOG
OUTPUTS
MASTER
CLOCK I/O
GROUP
DCSOUT
SPI I/O
GROUP
3
SERIAL
IN1
DATA MEMORY, 512
26
CONTROL
REGISTERS
TRAP REG.
(I2S, SPI)
SAFELOAD
REGISTERS
PROGRAM
RAM
512
35
PARAMETER
RAM
256
22
BOO
T
R
OM
MEMORY CONTROLLERS
DAC – R
DAC –SW2
BIAS
ANALOG
BIAS
RESETB MUTE
DE-EMPHASIS
ZEROFLAG
NOTES
1CONTROLLED THROUGH SPI CONTROL REGISTERS
2DAC DOES NOT USE DIGITAL INTERPOLATION
SERIAL DATA I/O
GROUP
DCSOUT TRAP
AUX SERIAL
DATA INPUT
(2-CHANNEL
AND TDM)
FILTCAP
AGND
3
DGND
2
VOLTAGE
REFERENCE
VREF
DVDD AVDD ODVDD
3
BOO
T
R
OM
Figure 1. Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNH-MV-B1 | CONVERTER MOD DC/DC 52V 150W |
| V375A36H400BF2 | CONVERTER MOD DC/DC 36V 400W |
| V375A2H160BL2 | CONVERTER MOD DC/DC 2V 160W |
| AD8802ARU | IC DAC 8BIT 12CH W/SD 20-TSSOP |
| VI-BNF-MV-B1 | CONVERTER MOD DC/DC 72V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1953YSTZRL7 | 功能描述:IC DSP AUDIO 3CHAN 26BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SigmaDSP® 標(biāo)準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD1954 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP⑩ 3-Channel, 26-Bit Signal Processing DAC |
| AD1954YS | 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:THREE CHANNEL, 24-BIT SIGMADSP DAC - Bulk |
| AD1954YSRL | 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 44-Pin MQFP T/R |
| AD1954YST | 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:THREE CHANNEL, 24-BIT SIGMADSP DAC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。