- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373857 > AD14060LBF-4 (ANALOG DEVICES INC) Quad-SHARC DSP Multiprocessor Family PDF資料下載
參數(shù)資料
| 型號： | AD14060LBF-4 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Quad-SHARC DSP Multiprocessor Family |
| 中文描述： | 48-BIT, 40 MHz, OTHER DSP, CQFP308 |
| 封裝： | CERAMIC, QFP-308 |
| 文件頁數(shù)： | 1/44頁 |
| 文件大?。?/td> | 744K |
| 代理商： | AD14060LBF-4 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
AD14060/AD14060L
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
Analog Devices, Inc., 1997
Quad-SHARC
DSP Multiprocessor Famly
FUNCT IONAL BLOCK DIAGRAM
PERFORMANCE FEATURES
ADSP-21060 Core Processor (. . .
3
4)
480 MFLOPS Peak, 320 MFLOPS Sustained
25 ns Instruction Rate, Single-Cycle
Instruction Execution–Each of Four Processors
16 Mbit Shared SRAM (Internal to SHARCs)
4 Gigawords Addressable Off-Module Memory
Twelve 40 Mbyte/s Link Ports (Three per SHARC)
Four 40 Mbit/s Independent Serial Ports (One from
Each SHARC)
One 40 Mbit/s Common Serial Port
5 V and 3.3 V Operation
32-Bit Single Precision and 40-Bit Extended
Precision IEEE Floating Point Data Formats, or
32-Bit Fixed Point Data Format
IEEE J TAG Standard 1149.1 Test Access Port and
On-Chip Emulation
PACKAGING FEATURES
308-Lead Ceramic Quad Flatpack (CQFP)
2.05" (52 mm) Body Size
Cavity Up or Down, Configurable
Low Profile, 0.160" Height
Hermetic
25 Mil (0.65 mm) Lead Pitch
29 Grams (typical)
u
J C
= 0.36
8
C/W
GE NE RAL DE SCRIPT ION
T he AD14060/AD14060L Quad-SHARC is the first in a family
of high performance DSP multiprocessor modules. T he core of
the multiprocessor is the ADSP-21060 DSP microcomputer.
T he AD14060/AD14060L modules have the highest perfor-
mance—density and lowest cost—performance ratios of any in
their class. T hey are ideal for applications requiring higher levels
of performance and/or functionality per unit area.
T he AD14060/AD14060L takes advantage of the built-in multi-
processing features of the ADSP-21060 to achieve 480 peak
MFL OPS with a single chip type, in a single package. T he on-
chip SRAM of the DSPs provides 16 Mbits of on-module
shared SRAM. T he complete shared bus (48 data, 32 address)
is also brought off-module for interfacing with expansion
memory or other peripherals.
SHARC is a registered trademark of Analog Devices, Inc.
T he ADSP-21060 link ports are interconnected to provide
direct communication among the four SHARCs as well as high
speed off-module access. Internally, each SHARC has a direct
link port connection. Externally, each SHARC has a total of
120 Mbytes/s link port bandwidth.
Multiprocessor performance is enhanced with embedded power
and ground planes, matched impedance interconnect, and opti-
mized signal routing lengths and separation. T he fully tested
and ready-to-insert multiprocessor also significantly reduces
board space.
CPA
SPORT 1
TDI
E
L
B
C
T
SHARC_A
(ID
2-0
= 1)
L
L
L
I
2
F
2
E
C
R
S
T
F
1
F
3
CPA
SPORT 1
T
E
L
B
C
T
SHARC_B
(ID
2-0
= 2)
L
L
L
I
2
F
2
E
C
R
S
F
1
F
3
T
LINK 0
LINK 2
LINK 5
TDI
LINK 0
LINK 2
LINK 5
TDO
E
L
B
E
C
R
S
T
F
1
F
3
LINK 0
LINK 2
LINK 5
TDO
LINK 0
LINK 2
LINK 5
TDI
E
L
B
E
C
R
S
T
F
1
F
3
T
SHARC BUS (
ADDR
31-0
,
DATA
47-0
MS
3-0
,
RD, WR, PAGE, ADRCLK, SW, ACK,
SBTS, HBR, HBG, REDY, BR
6-1
, RPBA, DMAR
1.2
, DMAG
1.2
)
CPA
SPORT 1
TDO
C
T
L
L
L
I
2
F
2
CPA
SPORT 1
SHARC_D
(ID
2-0
= 4)
SHARC_C
(ID
2-0
= 3)
C
T
L
L
L
I
2
F
2
AD14060/
AD14060L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD14160KB-4 | Quad-SHARC DSP Multiprocessor Family |
| AD14160 | Quad-SHARC DSP Multiprocessor Family |
| AD14160BB-4 | Quad-SHARC DSP Multiprocessor Family |
| AD14160L | Quad-SHARC DSP Multiprocessor Family |
| AD14160LBB-4 | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD14160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160BB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160KB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160LBB-4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。