- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373857 > AD14060 (Analog Devices, Inc.) ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% PDF資料下載
參數(shù)資料
| 型號： | AD14060 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| 中文描述： | 四SHARC處理器DSP的多處理器家族 |
| 文件頁數(shù)： | 39/44頁 |
| 文件大?。?/td> | 744K |
| 代理商： | AD14060 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁
AD14060/AD14060L
–39–
REV. A
AD14060/AD14060L ASSE MBLY
RE COMME NDAT IONS
SOCK E T INFORMAT ION
Standard sockets and carriers are available for the AD14060/
AD14060L, if needed. Socket part number IC53-3084-262 and
carrier part number ICC-308-1 are available from Yamaichi
Electronics.
T rim and Form
T he AD14060/AD14060L will be shipped as shown on the final
page of the data sheet with untrimmed and unformed leads and
with the nonconductive tie bar in place. T his avoids disturbance of
lead spacing and coplanarity prior to assembly. Optimally, the
leads should be trimmed, formed and solder-dipped just prior to
placement on the board.
T rim/Form can be accomplished with a Universal T rim/Form,
Customer-Designed T rim/Form, or with the Analog Devices’
Developed T ooling described below.
A trim/form tool specific to the AD14060/AD14060L has been
developed and is available for use by all parties at:
T intronics Industries
2122-A Metro Circle
Huntsville, AL 35801
205-650-0220
Contact Person: T om Rice
T he package outline and dimensions resulting from this tool are
shown below. (Alternatively, the package can also be trimmed/
formed for cavity-down placement.)
LOAD CAPACITANCE – pF
0
2
0
20
40
60
80
100
120
Y = 0.0796X + 1.17
Y = 0.0467X + 0.55
RISE TIME
FALL TIME
140
160
180
200
4
6
8
10
12
14
16
18
R
Figure 33. Typical Output Rise Time (10%–90% V
DD
) vs.
Load Capacitance (V
DD
= 3.3 V)
LOAD CAPACITANCE – pF
0
0
20
40
60
80
100
120
Y = 0.0391X + 0.36
Y = 0.0305X + 0.24
RISE TIME
FALL TIME
140
160
180
200
R
1
2
3
4
5
6
7
8
9
Figure 34. Typical Output Rise Time (0.8 V –2.0 V) vs.
Load Capacitance (V
DD
= 3.3 V)
LOAD CAPACITANCE – pF
O
5
–1
25
200
50
75
100
125
150
175
4
3
2
1
NOMINAL
–0.7
4.5
Y = 0.0329X - 1.65
Figure 35. Typical Output Delay or Hold vs. Load Capaci-
tance (at Maximum Case Temperature) (V
DD
= 3.3 V)
0.170
(4.318)
2.110 (53.59)
2.210
±
0.010 (56.134
±
0.254)
0.016 MIN
0 TO 10 MILS
0
°
TO 8
°
DETAIL "A"
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD14060L | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD14060LBF-4 | Quad-SHARC DSP Multiprocessor Family |
| AD14160KB-4 | Quad-SHARC DSP Multiprocessor Family |
| AD14160 | Quad-SHARC DSP Multiprocessor Family |
| AD14160BB-4 | Quad-SHARC DSP Multiprocessor Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD14060BF-4 | 制造商:Analog Devices 功能描述:DSP Fixed-Point/Floating-Point 32-Bit 40MHz 40MIPS 308-Pin CQFP 制造商:Rochester Electronics LLC 功能描述:QUAD 21060 INDUSTRIAL TEMP, 40 MHZ, 5 V - Bulk |
| AD14060L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14060LBF-4 | 功能描述:IC DSP CMOS 32BIT 308CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| AD14160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160BB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。