- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352480 > A42MX16-2CQ100B (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX16-2CQ100B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 57/120頁 |
| 文件大小： | 854K |
| 代理商： | A42MX16-2CQ100B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
41
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.9
System Control and Reset
3.9.1
Resetting the Atmel AVR
During reset, all I/O Registers are set to their initial values, and the program starts execution
from the Reset Vector. The instruction placed at the Reset Vector must be a JMP - Absolute
Jump - instruction to the reset handling routine. If the program never enables an interrupt
source, the Interrupt Vectors are not used, and regular program code can be placed at these
locations. This is also the case if the Reset Vector is in the Application section while the Interrupt
Vectors are in the Boot section or vice versa. The circuit diagram in Figure 3-15 on page 42
shows the reset logic. Table 3-13 on page 42 defines typical electrical parameters of the reset
circuitry (Further information in Section 5.2 “Operating Characteristics of Atmel ATA6289” on
page 199ff).
The I/O ports of the Atmel AVR are immediately reset to their initial state when a reset source
goes active. This does not require any clock source to be running.
After all reset sources have gone inactive, a delay counter is invoked, stretching the internal
reset. This allows the power to reach a stable level before normal operation starts. The time-out
period of the delay counter is defined by the user through the SUT and CKSEL Fuses. The dif-
ferent selections for the delay period are presented in Section 3.7.3 “Clock Sources” on page 33.
3.9.2
Reset Sources
The ATA6289 has five sources of reset:
Power-on Reset: The MCU is reset when the supply voltage is below the Power-on Reset
threshold (V
POT).
External Reset: The MCU is reset when a low level is present on the RESET - pin for longer
than the minimum pulse length.
Watchdog Reset: The MCU is reset when the Watchdog Timer period expires and the Watch-
dog is enabled.
Brown-out Reset: The MCU is reset when the supply voltage V
CC is below the Brown-out Reset
threshold (V
BOT) and the Brown-out Detector is enabled.
Temperature Shutdown Reset: The MCU is reset when the ambient temperature exceeds the
specified threshold temperature (TSD) and Temperature Shutdown is enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX24-2CQ100B | 40MX and 42MX FPGA Families |
| A42MX36-2CQ100B | 40MX and 42MX FPGA Families |
| A42MX02-2CQ100ES | 40MX and 42MX FPGA Families |
| A42MX04-2CQ100ES | Sensor Cable Assembly; Connector Type A:M12 Plug; Connector Type B:Stripped End Leads; Cable Length:2m; No. of Contacts:5; No. of Positions:5 RoHS Compliant: Yes |
| A42MX09-2CQ100ES | Sensor Cable Assembly; Connector Type A:M12 Plug; Connector Type B:M12 Receptacle; Cable Length:2m; No. of Contacts:5; No. of Positions:5 RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-2CQ100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2CQ100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2CQ100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2PL100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2PL100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。