- 您現(xiàn)在的位置：買賣IC網 > PDF目錄352480 > A42MX16-2CQ100B (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX16-2CQ100B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 115/120頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-2CQ100B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當前第115頁第116頁第117頁第118頁第119頁第120頁
94
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Data Modes
There are two combinations of SCLK polarity with respect to the serial data, which are deter-
mined by the control bit T2CPOL (see Figure 3-36 on page 93). To ensure sufficient time for
data signal to stabilize it is recommended for external peripheral device to sample SO/SI with the
opposite edge that is used to shift out.
Bit 5 - Res: Reserved Bit
This bit is reserved bit at the ATA6289 and will always read as zero.
Bit 4 - T2TOP: Timer2 Toggle Output Preset Bit
The T2TOP bit must be written to logic one for set the toggle flip-flop, and if the T2TOP bit is
written to logic zero, toggle flip-flop is reset. This bit allows the programmer to preset the toggle
output flip-flop in the modulator of the Timer2.
Note:
If T2E = '1', no output preset is possible
Bits 3..0 - T2M3..0: Timer2 Mode Bits 3 - 0
The T2M[3..0] bits select the modes of theTimer2 and additional the configuration of the modula-
tor I/O-pins (T2O1, T2O2 and SDIN) as shown in Table 3-41.
Table 3-41.
Timer2 Mode Bit Description
Mode T2M3 T2M2 T2M1 T2M0 Timer2 Mode
Timer2 Modulator
I/O-pins
T2O1(1) T2O2(1) SDIN(1)
1
0
Timer/Counter Mode
PD5
PD6
PD7
2
0
1
Toggle Mode
M2
PD6
PD7
3
0
1
0
Toggle Mode
PD5
M2
PD7
40
0
1
PWM Mode
M2
PD6
PD7
50
1
0
PWM Mode
PD5
M2
PD7
60
1
0
1
Modulator Mode with SSI (ASK -
modulation of ATA5756/ATA57575(2))
SO
PD6
PD7
70
1
0
Modulator Mode with SSI (FSK -
modulation of ATA5756/ATA5757(2))
PD5
SO
PD7
8
0
1
SSI Transmit Mode
SO
SCLK
PD7
9
1
0
SSI Transmit Mode
SCLK
SO
PD7
10
1
0
1
SPI Mode
SO
SCLK
SI
11
1
0
1
0
Capture Mode
PD5
M2
PD7
12
1
0
1
Capture Mode
M2
PD6
PD7
13
11
00
Sensor Measurement Mode together with
Timer3
PD5
PD6
PD7
14
11
01
Reserved
PD5
PD6
PD7
15
11
10
Reserved
PD5
PD6
PD7
16
11
Reserved
PD5
PD6
PD7
Notes:
1. General Port I/O: PD5, PD6, PD7
Alternate port function:
M2
→ Output signal of the T2 (toggle flip-flop)
SO
→ SSI serial data output
SI
→ SSI serial data input
SCLK
→ SSI clock
2. As Atmel ATA6285/ATA6286 you can modulate the Atmel ATA5756/ATA5757 in these modes
相關PDF資料 |
PDF描述 |
|---|---|
| A42MX24-2CQ100B | 40MX and 42MX FPGA Families |
| A42MX36-2CQ100B | 40MX and 42MX FPGA Families |
| A42MX02-2CQ100ES | 40MX and 42MX FPGA Families |
| A42MX04-2CQ100ES | Sensor Cable Assembly; Connector Type A:M12 Plug; Connector Type B:Stripped End Leads; Cable Length:2m; No. of Contacts:5; No. of Positions:5 RoHS Compliant: Yes |
| A42MX09-2CQ100ES | Sensor Cable Assembly; Connector Type A:M12 Plug; Connector Type B:M12 Receptacle; Cable Length:2m; No. of Contacts:5; No. of Positions:5 RoHS Compliant: Yes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-2CQ100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2CQ100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2CQ100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2PL100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2PL100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復。