參數(shù)資料
型號： A42MX16-1VQ100
廠商： Electronic Theatre Controls, Inc.
英文描述： Power Transformer; Series:VPS; Power Rating:43VA; Mounting Type:Chassis; Current Rating:1.2 Series/2.4 Prllel A; External Depth:2.000"; External Height:2.688"; External Width:3.125"; Leaded Process Compatible:No
中文描述： 40MX和42MX FPGA系列
文件頁數(shù)： 19/120頁
文件大小： 854K
代理商： A42MX16-1VQ100
115
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.14.1.3
SPI Control Register – SPCR
Bit 7 - SPIE: SPI Interrupt Enable
This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and if the
Global Interrupt Enable bit in SREG is set.
Bit 6 - SPE: SPI Enable
When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI
operations.
Bit 5 - DORD: Data ORDer
When the DORD bit is written to one, the LSB of the data word is transmitted first. When the
DORD bit is written to zero, the MSB of the data word is transmitted first.
Bit 4 - MSTR: MasTer/Slave Select Register
This bit selects Master SPI mode when written to logic one, and Slave SPI mode when written
logic zero. If SS is configured as an input and is driven low while MSTR is set, MSTR will be
cleared, and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable
SPI Master mode.
Bit 3 - CPOL: Clock POLarity
When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low
when idle. Refer to Figure 3-54 and Figure 3-55 on page 118 for an example. The CPOL func-
tionality is summarized in is summarized in Table 3-47.
Bit 2 - CPHA: Clock Phase
The setting of the Clock Phase bit (CPHA) determines if data is sampled on the leading (first) or
trailing (last) edge of SCK. Refer to Figure 3-54 and Figure 3-55 on page 118 for an example.
The CPHA functionality is summarized below.
Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0
These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have
no effect on the Slave. The relationship between SCK and the Oscillator Clock frequency f
osc is
Bit
765432
10
SPIE
SPE
DORD
MSTR
CPOL
CPHA
SPR1
SPR0
SPCR
Read/Write
R/WR/W
Initial Value
000000
00
Table 3-47.
CPOL Functionality
CPOL
Leading Edge
Trailing Edge
0
Rising
Falling
1
Falling
Rising
Table 3-48.
CPHA Functionality
CPHA
Leading Edge
Trailing Edge
0
Sample
Setup
1
Setup
Sample
相關(guān)PDF資料
PDF描述
A42MX24-1VQ100 Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:222V; Power Rating:80VA; Mounting Type:Chassis; External Depth:2.313"; External Height:3.000"; External Width:2.500"; Leaded Process Compatible:Yes
A42MX36-1VQ100 XFRMR PWR 36.0VCT 3.6A QC .250
A42MX02-1VQ100A XFRMR PWR 36.0VCT 4.8A QC .250
A42MX04-1VQ100A XFRMR PWR 36.0VCT 0.7A QC .187
A42MX09-1VQ100A 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1VQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1VQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1VQ100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1VQ100I 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27）
A42MX16-1VQ100M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100VQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100VQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*