參數(shù)資料
型號： A42MX16-1VQ100
廠商： Electronic Theatre Controls, Inc.
英文描述： Power Transformer; Series:VPS; Power Rating:43VA; Mounting Type:Chassis; Current Rating:1.2 Series/2.4 Prllel A; External Depth:2.000"; External Height:2.688"; External Width:3.125"; Leaded Process Compatible:No
中文描述： 40MX和42MX FPGA系列
文件頁數(shù)： 106/120頁
文件大?。?/td> 854K
代理商： A42MX16-1VQ100
86
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.5.5
Modulator Synchronous Serial Interface (SSI)
The Synchronous Serial Interface (SSI) allows synchronous data transfer between the ATA6289
and the peripheral devices and also the generation of Biphase code, Manchester code or PWM
code together with the serial data output into a continuous serial stream of data. The SSI consist
a 8-bit shift register (SR), a SSI I/O data register (T2MDR), a mode register (T2MRB), a status
register (T2IFR), an interrupt mask register (T2IMR), an input clock (CLK
T2), two serial data I/O
lines (SI and SO), a shift clock I/O line (SCLK) and three different interrupt request signals
(T2RXB, T2TXB, T2TXC). The Figure 3-34 shows the Synchronous Serial Interface (SSI).
The SSI includes following features:
Full-duplex, Three-wire Synchronous Data Transfer
Only Master Operation
MSB First Data Transfer
Generation of a Continuous Serial Stream of Data
End of Transmission Interrupt Flag
Figure 3-34. Synchronous Serial Interface (SSI)
The SSI contains a 8-bit shift register with two associated 8-bit buffers - the receive buffer
T2MDR (RXD) to capture incoming serial data and a transmit buffer T2MDR (TXD) to store the
data for the serial data output. Both buffers share the same I/O addresses labeled as Timer2
Modulator Data Register or T2MDR and can be directly accessed by software. The SSI automat-
ically controls the data transfer between transmit and receive buffer and the 8-Bit shift register.
In that way either single byte transfers or continuous bit streams can be supported.
The SSI is always master. The required clock for the data interchange is accessible on the
SCLK line from the Timer2/counter2 stage output clock (CLK
T2). SCLK is half the clock of CLKT2.
With this additional division by 2 we ensure a duty cycle of 50% for SCLK which is important for
the SSI data transfer (see Figure 3-36 on page 93). The data is always shifted from Master to
Slave on the Serial data Output line (SO), and from Slave to Master on the serial data Input line
(SI). Serial data is organized in 8-bit telegrams which are shifted with the most significant bit
(MSB) first.
T2IFR
T2IMR
MSB
T2RXB
T2TXB
SCLK
CLKT2
SI
SO
T2TXC
LSB
8-Bit Shift Register (SR)
SSI-Control
T2MRB
T2MDR(TXD)
T2MDR(RXD)
相關(guān)PDF資料
PDF描述
A42MX24-1VQ100 Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:222V; Power Rating:80VA; Mounting Type:Chassis; External Depth:2.313"; External Height:3.000"; External Width:2.500"; Leaded Process Compatible:Yes
A42MX36-1VQ100 XFRMR PWR 36.0VCT 3.6A QC .250
A42MX02-1VQ100A XFRMR PWR 36.0VCT 4.8A QC .250
A42MX04-1VQ100A XFRMR PWR 36.0VCT 0.7A QC .187
A42MX09-1VQ100A 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1VQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1VQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1VQ100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1VQ100I 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27）
A42MX16-1VQ100M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100VQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100VQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*