![](http://datasheet.mmic.net.cn/20000/935270075551_datasheet_1349559/935270075551_54.png)
Philips Semiconductors - PIP - SC16C554/554D; Quad UART with 16-byte FIFO and infrared (IrDA)encoder/decoder
SC16C554/554D; Quad
UART with 16-byte
FIFO and infrared
(IrDA)encoder/decoder
Information as of 2003-04-22
Stay informed
Download datasheet
Applications
Buy online
Parametrics
The SC16C554/554D is a 4-channel Universal Asynchronous Receiver and Transmitter (QUART) used for serial
data communications. Its principal function is to convert parallel data into serial data and vice versa. The UART
can handle serial data rates up to 5 Mbits/s. It comes with an Intel or Motorola interface.
The SC16C554/554D is pin compatible with the ST16C554 and TL16C554 and it will power-up to be functionally
equivalent to the 16C454. Programming of control registers enables the added features of the SC16C554/554D.
Some of these added features are the 16-byte receive and transmit FIFOs, automatic hardware or software flow
control and Infrared encoding/decoding. The selectable auto-flow control feature significantly reduces software
overload and increases system efficiency while in FIFO mode by automatically controlling serial data flow using
RTS output and CTS input signals. The SC16C554/554D also provides DMA mode data transfers through FIFO
trigger levels and the TXRDY and RXRDY signals. On-board status registers provide the user with error
indications, operational status, and modem interface control. System interrupts may be tailored to meet user
requirements. An internal loop-back capability allows on-board diagnostics.
The SC16C554/554D operates at 5 V, 3.3 V and 2.5 V, and the industrial temperature range, and is available in
plastic PLCC68, LQFP64, and LQFP80 packages.
q
5 V, 3.3 V and 2.5 V operation
q
Industrial temperature range
q
Pin compatibility with the industry-standard ST16C454/554, ST68C454/554, ST16C554, TL16C554
q
Up to 5 Mbits/s data rate at 5 V and 3.3 V, and 3 Mbits/s at 2.5 V
q
16-byte transmit FIFO
q
16-byte receive FIFO with error flags
q
Automatic software/hardware flow control
q
Programmable Xon/Xoff characters
q
Software selectable Baud Rate Generator
q
Four selectable Receive FIFO interrupt trigger levels
q
Standard modem interface or infrared IrDA encoder/decoder interface
q
Sleep mode
q
Standard asynchronous error and framing bits (Start, Stop, and Parity Overrun Break)
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/SC16C554DIB64.html (1 of 3) [May-13-2003 2:15:09 PM]
Submit Query