參數(shù)資料
型號(hào): 935262451518
廠商: NXP SEMICONDUCTORS
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP100
封裝: 14 X 14 X 1.40 MM, PLASTIC, SOT-407, LQFP-100
文件頁(yè)數(shù): 94/144頁(yè)
文件大?。?/td> 592K
代理商: 935262451518
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)當(dāng)前第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
2000 Mar 15
53
Philips Semiconductors
Preliminary specication
PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC
comb lter, VBI-data slicer and high performance scaler
SAA7114H
8.5
Image port output formatter
(subaddresses 84H to 87H)
The output interface consists of a FIFO for video and for
sliced text data, an arbitration circuit, which controls the
mixed transfer of video and sliced text data over the I-port
and a decoding and multiplexing unit, which generates the
8 or 16-bit wide output data stream and the accompanied
reference and supporting information.
The clock for the output interface can be derived from an
internal clock, decoder, expansion port, or an externally
provided clock which is appropriate for e.g. VGA and frame
buffer. The clock can be up to 33 MHz. The scaler provides
the following video related timing reference events
(signals), which are available on pins as defined by
subaddresses 84H and 85H:
Output field ID
Start and end of vertical active video range,
Start and end of active video line
Data qualifier or gated clock
Actually activated programming page (if CONLH is
used)
Threshold controlled FIFO filling flags (empty, full, filled)
Sliced data marker.
The disconnected data stream at the scaler output is
accompanied by a data valid flag (or data qualifier), or is
transported via a gated clock. Clock cycles with invalid
data on the I-port data bus (including the HPD pins in
16-bit output mode) are marked with code 00H.
The output interface also arbitrates the transfer between
scaled video data and sliced text data over the I-port
output.
The bits VITX1 and VITX0 (subaddress 86H) are used to
control the arbitration.
As further operation the serialization of the internal 32-bit
Dwords to 8-bit or optional 16-bit output, as well as the
insertion of the extended ITU 656 codes (SAV/EAV for
video data, ANC or SAV/EAV codes for sliced text data)
are done here.
For handshake with the VGA controller, or other memory
or bus interface circuitry, programmable FIFO flags are
provided (see Section 8.5.2).
8.5.1
SCALER OUTPUT FORMATTER
(SUBADDRESSES 93H AND C3H)
The output formatter organizes the packing into the output
FIFO. The following formats are available: YUV 4:2:2,
YUV4:1:1, YUV4:2:0, YUV 4:1:0, Y only (e.g. for
raw samples). The formatting is controlled by
FSI[2:0]93H[2:0], FOI[1:0]93H[4:3] and FYSK[93H[5]].
The data formats are defined on Dwords, or multiples, and
are similar to the video formats as recommended for PCI
multimedia applications (compare SAA7146A), but planar
formats are not supported.
FSI[2:0] defines the horizontal packing of the data,
FOI[1:0] defines, how many Y only lines are expected,
before a Y/C line will be formatted. If FYSK is set to logic 0
preceding Y only lines will be skipped, and output will
always start with a Y/C line.
Additionally the output formatter limits the amplitude range
of the video data (controlled by ILLV[85H[5]]); see
Table 17.
Table 15 Byte stream for different output formats
Table 16 Explanation to Table 15
OUTPUT FORMAT
BYTE SEQUENCE FOR 8-BIT OUTPUT MODES
YUV4:2:2
CB0Y0
CR0Y1
CB2Y2
CR2Y3
CB4Y4
CR4Y5
CB6Y6
YUV4:1:1
CB0Y0
CR0Y1
CB4Y2
CR4
Y3Y4
Y5Y6
Y7
CB8Y8
Y only
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
Y11
Y12
Y13
NAME
EXPLANATION
CBn
U (B
Y) colour difference component, pixel number n = 0, 2, 4 to 718
Yn
Y (luminance) component, pixel number n = 0, 1, 2, 3 to 719
CRn
V (R
Y) colour difference component, pixel number n = 0, 2, 4 to 718
相關(guān)PDF資料
PDF描述
935262451557 COLOR SIGNAL DECODER, PQFP100
935262469557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263151557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263331557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263133112 26 W, 1 CHANNEL, AUDIO AMPLIFIER, PZIP17
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP