- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364542 > 87LPC762 (NXP Semiconductors N.V.) Low power, low price, low pin count 20 pin microcontroller with 2 kbyte OTP PDF資料下載
參數(shù)資料
| 型號： | 87LPC762 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Low power, low price, low pin count 20 pin microcontroller with 2 kbyte OTP |
| 中文描述： | 低功耗，低價(jià)格，低管腳數(shù)的2字節(jié)OTP 20引腳微控制器 |
| 文件頁數(shù)： | 8/57頁 |
| 文件大?。?/td> | 312K |
| 代理商： | 87LPC762 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
Philips Semiconductors
Preliminary data
87LPC762
Low power, low price, low pin count (20 pin)
microcontroller with 2 kbyte OTP
2001 Oct 26
5
PIN DESCRIPTIONS
MNEMONIC
PIN NO.
TYPE
NAME AND FUNCTION
P0.0–P0.7
1, 13, 14,
16–20
I/O
Port 0
: Port 0 is an 8-bit I/O port with a user-configurable output type. Port 0 latches are configured in
the quasi-bidirectional mode and have either ones or zeros written to them during reset, as determined
by the PRHI bit in the UCFG1 configuration byte. The operation of port 0 pins as inputs and outputs
depends upon the port configuration selected. Each port pin is configured independently. Refer to the
section on I/O port configuration and the DC Electrical Characteristics for details.
The Keyboard Interrupt feature operates with port 0 pins.
Port 0 also provides various special functions as described below.
1
O
P0.0
CMP2
Comparator 2 output.
20
I
P0.1
CIN2B
Comparator 2 positive input B.
19
I
P0.2
CIN2A
Comparator 2 positive input A.
18
I
P0.3
CIN1B
Comparator 1 positive input B.
17
I
P0.4
CIN1A
Comparator 1 positive input A.
16
I
P0.5
CMPREF
Comparator reference (negative) input.
14
O
P0.6
CMP1
Comparator 1 output.
13
I/O
P0.7
T1
Timer/counter 1 external count input or overflow output.
P1.0–P1.7
2–4, 8–12
I/O
Port 1
: Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted
below. Port 1 latches are configured in the quasi-bidirectional mode and have either ones or zeros
written to them during reset, as determined by the PRHI bit in the UCFG1 configuration byte. The
operation of the configurable port 1 pins as inputs and outputs depends upon the port configuration
selected. Each of the configurable port pins are programmed independently. Refer to the section on I/O
port configuration and the DC Electrical Characteristics for details.
Port 1 also provides various special functions as described below.
12
O
P1.0
TxD
Transmitter output for the serial port.
11
I
P1.1
RxD
Receiver input for the serial port.
10
I/O
I/O
P1.2
T0
SCL
Timer/counter 0 external count input or overflow output.
I
2
C serial clock input/output. When configured as an output, P1.2 is open
drain, in order to conform to I
2
C specifications.
9
I
I/O
P1.3
INT0
SDA
External interrupt 0 input.
I
2
C serial data input/output. When configured as an output, P1.3 is open
drain, in order to conform to I
2
C specifications.
8
I
P1.4
INT1
External interrupt 1 input.
4
I
P1.5
RST
External Reset input (if selected via EPROM configuration). A low on this pin
resets the microcontroller, causing I/O ports and peripherals to take on their
default states, and the processor begins execution at address 0. When used
as a port pin, P1.5 is a Schmitt trigger input only.
P2.0–P2.1
6, 7
I/O
Port 2
: Port 2 is a 2-bit I/O port with a user-configurable output type. Port 2 latches are configured in the
quasi-bidirectional mode and have either ones or zeros written to them during reset, as determined by
the PRHI bit in the UCFG1 configuration byte. The operation of port 2 pins as inputs and outputs
depends upon the port configuration selected. Each port pin is configured independently. Refer to the
section on I/O port configuration and the DC Electrical Characteristics for details.
Port 2 also provides various special functions as described below.
7
O
P2.0
X2
Output from the oscillator amplifier (when a crystal oscillator option is
selected via the EPROM configuration).
CPU clock divided by 6 clock output when enabled via SFR bit and in
conjunction with internal RC oscillator or external clock input.
CLKOUT
6
I
P2.1
X1
Input to the oscillator circuit and internal clock generator circuits (when
selected via the EPROM configuration).
V
SS
V
DD
5
I
Ground
: 0V reference.
15
I
Power Supply
: This is the power supply voltage for normal operation as well as Idle and
Power Down modes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 87LPC764 | Low power, low price, low pin count 20 pin microcontroller with 4 kbyte OTP |
| 87LPC767 | Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D(帶4 kB OTP和8位A/D的低功耗，低價(jià)格，少引腳（20引腳）的微控制器) |
| 87LPC768 | Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D,and Pulse Width Modulator(帶4 kB OTP、8位A/D和脈寬調(diào)節(jié)的低功耗，低價(jià)格，少引腳（20引腳）的微控制器) |
| 87LPC769 | Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D,and DAC(帶4 kB OTP、8位A/D和D/A轉(zhuǎn)換的低功耗，低價(jià)格，少引腳（20引腳）的微控制器) |
| 87N-1000A-0C | Signal Conditioner |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 87LPC764 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4 kbyte OTP |
| 87LPC767 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4-kbyte OTP and 8-bit A/D converter |
| 87LPC768 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D,and Pulse Width Modulator |
| 87LPC768FN | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 87LPC769 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D, and DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。