- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364515 > 84221 (LSI Corporation) Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | 84221 |
| 廠商： | LSI Corporation |
| 英文描述： | Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) |
| 中文描述： | 四100BaseTX/100BaseFX/10BaseT物理層裝置（高度集成的以太網(wǎng)收發(fā)器，雙絞線和光纖以太網(wǎng)的應(yīng)用）（四通道100BaseTX/100BaseFX/10BaseT物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器） ） |
| 文件頁數(shù)： | 27/70頁 |
| 文件大?。?/td> | 1017K |
| 代理商： | 84221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
MD400184/A
27
84221
can be read out during a read cycle. R/WSC bits are R/W
bits that are self clearing after a set period of time or after
a specific event has completed. R/LL bits are read bits that
latch themselves when they go low, and they stay latched
low until read. After they are read, they are reset high. R/
LH bits are the same as R/LL bits, except that they latch
high. R/LT are read bits that latch themselves whenever
they make a transition or change value, and they stay
latched until they are read. After R/LT bits are read, they
are updated to their current value. The R/LT bits can also
be programmed to assert the interrupt function as
described in the Interrupt section.
Table 6. MI Register Bit Type Definition
Symbol
Name
Definition
Write Cycle
Input
Read Cycle
No Operation,
Hi Z
W
Write
R
Read
No Operation, Hi
Z
Output
R/W
Read/Write
Input
Output
R/
WSC
Read/
Write
Self Clear-
ing
Input
Clears Itself
After Opera-
tion Com-
pleted
Output
R/LL
Read/
Latching
Low
No Operation,
Hi Z
Output
When Bit Goes
Low,
Bit Latched.
When Bit Is
Read, Bit
Updated.
R/LH
Read/
Latching
High
No Operation,
Hi Z
Output
When Bit Goes
High,
Bit Latched.
When Bit Is
Read, Bit
Updated.
R/LT Read/
Latching
on Transi-
tion
No Operation,
Hi Z
Output
When Bit
Transitions,
Bit Latched And
Interrupt Set
When Bit Is
Read, Interrupt
Cleared And Bit
Updated.
2.23.4 Frame Structure
The structure of the serial port frame is shown in Table 7
and a timing diagram is shown in Figure 10. Each serial
port access cycle consists of 32 bits (or 720 bits if multiple
register access is enabled and REGAD[4:0]=11111),
exclusive of idle. The first 16 bits of the serial port cycle
are always write bits and are used for addressing. The last
16/704 bits are from one/all of the 4 x 11 data registers.
The first 2 bits in Table 7 and Figure 10 are start bits and
need to be written as a 01 for the serial port cycle to
continue. The next 2 bits are read and write bits which
determine whether the accessed data register bits will be
read or write. The next 5 bits are device addresses. The 3
most significant bits must match the values on pins
PHYAD[4:2] and the 2 least significant bits select one of
four channels for access. The next 5 bits are register
address select bits which select one of the eleven
registers for access. The next 2 bits are turnaround bits
which are not an actual register bits but extra time to
switch MDIO from write to read if necessary. The final 16
bits of the MI serial port cycle (or 704 bits if multiple
register access is enabled and REGAD[4:0]=11111) come
from the specific data register designated by the register
address bits REGAD[4:0].
2.23.5 Register Structure
The 84221 has eleven 16 bit registers for each channel.
All eleven registers are available for setting configuration
inputs and reading status outputs. A map of the registers
is shown in Table 8. The eleven registers consist of six
registers that are defined by IEEE 802.3 specifications
(Registers 0-5) and five registers that are unique to the
84221 (Registers 16-20).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84301 | 84301 4-Port Fast Ethernet Controller manual 3/98 |
| 84301 | 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器) |
| 84717000 | MINIATURNAEHERUNGSSCHALTER 4MM GLATT PNP |
| 84717002 | MINIATURNAEHERUNGSSCHALTER M5 PNP |
| 84717100 | MINIATURNAEHERUNGSSCHALTER 4MM GLATT NPN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 842225 REV A1 | 制造商:Aavid Thermalloy 功能描述:- Bulk |
| 84222C | 功能描述:固定電感器 2.2uH 2.0A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 8422303301B | 制造商:ESSEX 功能描述:SPDT 277V. COIL ENCLOSED RELAY |
| 84223C | 功能描述:固定電感器 22uH 0.6A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 84224C | 功能描述:固定電感器 220uH 0.2A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。