- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364515 > 84221 (LSI Corporation) Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) PDF資料下載
參數(shù)資料
| 型號： | 84221 |
| 廠商： | LSI Corporation |
| 英文描述： | Quad 100BaseTX/100BaseFX/10BaseT Physical Layer Device （Highly Integrated Ethernet Transceiver For Twisted Pair And Fiber Ethernet Applications）(四通道100BaseTX/100BaseFX/10BaseT 物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器）) |
| 中文描述： | 四100BaseTX/100BaseFX/10BaseT物理層裝置（高度集成的以太網(wǎng)收發(fā)器，雙絞線和光纖以太網(wǎng)的應用）（四通道100BaseTX/100BaseFX/10BaseT物理層處理器（高度集成的以太網(wǎng)雙絞線和光纖數(shù)據(jù)收發(fā)器） ） |
| 文件頁數(shù)： | 13/70頁 |
| 文件大小： | 1017K |
| 代理商： | 84221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
MD400184/A
13
84221
On the receive side for 100BaseTX operation, the TX
receiver removes any high frequency noise from the input,
equalizes the input signal to compensate for the low pass
effects of the cable, and qualifies the data with a squelch
algorithm. The TX receiver then converts the data from
MLT3 coded twisted pair levels to internal digital levels.
The output of the receiver then goes to a clock and data
recovery block which recovers a clock from the incoming
data, uses the clock to latch in valid data into the device,
and converts the data back to NRZ data. The data is then
unscrambled and decoded by the 4B5B decoder and
descrambler, respectively, and output to an external
Ethernet controller by the controller interface.
10 Mbps operation is similar to the 100 Mbps operation,
except:
There is no scrambler/descrambler.
The encoder/decoder is Manchester instead of 4B5B.
The data rate is 10 Mbps instead of 100 Mbps.
The twisted pair symbol data is two level Manchester
instead of ternary MLT3.
The AutoNegotiation block automatically configures each
channel for either 100BaseTX or 10BaseT and either Full
or Half Duplex operation. This configuration is based on
the capabilities selected for the channel and capabilities
detected from the remote device connected to the
channel.
The Management Interface (the MI serial port) is a two pin
bidirectional link through which configuration inputs can be
set and channel status outputs read.
Each block plus the operating modes are described in
more detail in the following sections. Since the 84221 can
operate as a 100BaseTX or a 10BaseT device, each of
the following sections describes the performance in both
100 and 10 Mbps modes.
2.2 CONTROLLER INTERFACE (RMII)
2.2.1 General
The controller interface is the interface between the device
and an external Ethernet Media Access Controller (MAC).
The specific controller interface type implemented on the
device is the Reduced Pin Count Media Independent
Interface, also referred to as RMII. The RMII is a two bit
wide packet data interface between an Ethernet PHY and
MAC that was defined by an industry group, the RMII Con-
sortium. The RMII is a reduced pin count version of the
IEEE 802.3 MII. The 84221 meets all the RMII require-
ments outlined in the RMII Consortium specifications and
can directly connect to any Ethernet controller that also
complies with the RMII specifications.
2.2.2 100 Mbps
The RMII consists of eight signals: (1) two transmit data
inputs (TXD[1:0]), (2) a transmit enable input (TXEN), (3)
two receive data outputs (RXD[1:0]), (4) a carrier sense/
data valid input (CRS), (5) a receive data error input
(RXER), and (6) global clock input (CLKIN). The global
clock, CLKIN, is a common signal for all eight channels.
All other signals are replicated for each channel. CLKIN
operates at a frequency of 50 MHz.
Data in RMII is transmitted/received in 2-bit wide word,
called di-bits, on TXD[1:0]/RXD[1:0], respectively. The
RMII frame format and bit order is defined in the RMII
Consortium specifications and is also shown in Figure 3.
On the transmit side, the CLKIN input runs continuously at
50 MHz. When no data is to be transmitted, TXEN must
be deasserted. While TXEN is deasserted, TXD[1:0] are
ignored and no data is clocked into the device. When
TXEN is asserted, it is clocked in on the rising edge of
CLKIN along with the data on TXD[1:0]. TXD[1:0] input
data is two bit wide packet data whose format needs to be
the same as specified in the RMII Consortium specifica-
tion and also shown in Figure 3. When all packets have
been latched into the device, TXEN must be deasserted.
On the receive side, when no packets are being received,
CRS is deasserted and RXD[1:0] is held low. When the
start of packet is detected, CRS is asserted active high on
the rising edge of CLKIN and RXD[1:0]=00 until the
receive packet data is available to be output onto
RXD[1:0]. When the packet data is available to be output,
it is clocked out onto RXD[1:0] on rising edges of CLKIN
while CRS still remains asserted high. When the end of
packet is detected on the receive input, CRS toggles high
and low at a 25 MHz rate until all of the packet data has
been output onto the RXD[1:0] pins. Once all of the
packet data has been output on RXD[1:0], then CRS is
deasserted on rising edges of CLKIN. If dribble bits occur
on the receive input, a non-integer number of data octets
will be output on RXD[1:0]. If the device is in the Link Fail
state, CRS always stays deasserted. The packet data on
RXD[1:0] has the same frame structure and bit order as
the TXD[1:0] data and is specified in the RMII Consortium
specification and also shown in Figure 3.
An elastic buffer is present in the receive data path
because the input receive data is referenced to the recov-
ered clock and the receive data output on RXD0 has to be
referenced to CLKIN. The receive buffer is 32 bits in
length. Receive input data fills the elastic buffer to a pre-
determined threshold level before data is passed to the
相關PDF資料 |
PDF描述 |
|---|---|
| 84301 | 84301 4-Port Fast Ethernet Controller manual 3/98 |
| 84301 | 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器) |
| 84717000 | MINIATURNAEHERUNGSSCHALTER 4MM GLATT PNP |
| 84717002 | MINIATURNAEHERUNGSSCHALTER M5 PNP |
| 84717100 | MINIATURNAEHERUNGSSCHALTER 4MM GLATT NPN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 842225 REV A1 | 制造商:Aavid Thermalloy 功能描述:- Bulk |
| 84222C | 功能描述:固定電感器 2.2uH 2.0A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 8422303301B | 制造商:ESSEX 功能描述:SPDT 277V. COIL ENCLOSED RELAY |
| 84223C | 功能描述:固定電感器 22uH 0.6A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 84224C | 功能描述:固定電感器 220uH 0.2A Mini SMT Power RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復。