- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378222 > 83C196EA (Intel Corp.) CHMOS 16-Bit Microcontroller(CHMOS型 16位微控制器) PDF資料下載
參數(shù)資料
| 型號： | 83C196EA |
| 廠商： | Intel Corp. |
| 英文描述： | CHMOS 16-Bit Microcontroller(CHMOS型 16位微控制器) |
| 中文描述： | CHMOS 16位微控制器（CHMOS型16位微控制器） |
| 文件頁數(shù)： | 19/46頁 |
| 文件大小： | 376K |
| 代理商： | 83C196EA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
ADVANCE INFORMATION
13
83C196EA
— AUTOMOTIVE
SD1:0
I/O
Data Pins for SSIO0 and 1
These pins are the data I/O pins for SSIO0 and 1.
SD0 shares a package pin with P10.1, and SD1 shares a package pin with
P10.1.
Timer 1 External Clock
External clock for Timer 1.Timer 1 is programmable to increment or decement
on the rising edge, the falling edge, or both rising and falling edges of T1CLK.
T1CLK shares a package pin with P7.0 and EPA0.
Timer 2 External Clock
External clock for timer 2. Timer 2 is programmable to increment or decement
on the rising edge, the falling edge, or both rising and falling edges of T2CLK.
External clock for the serial I/O baud-rate generator input (program selectable).
T2CLK shares a package pin with P7.2 and EPA2.
Timer 3 External Clock
External clock for timer 3. Timer 3 is programmable to increment or decement
on the rising edge, the falling edge, or both rising and falling edges of T3CLK.
T3CLK shares a package pin with P7.4 and EPA4.
Timer 4 External Clock
External clock for timer 4. Timer 2 is programmable to increment or decement
on the rising edge, the falling edge, or both rising and falling edges of T4CLK.
T4CLK shares a package pin with P7.6 and EPA6.
Timer 1 External Reset
External reset for timer 1. Timer 1 is programmable to reset on the rising edge,
the falling edge, or both rising and falling edges of T1RST.
T1RST shares a package pin with P7.1 and EPA1.
Timer 2 External Reset
External reset for timer 2. Timer 2 is programmable to reset on the rising edge,
the falling edge, or both rising and falling edges of T2RST.
T2RST shares a package pin with P7.3 and EPA3.
Timer 3 External Reset
External reset for timer 3. Timer 3 is programmable to reset on the rising edge,
the falling edge, or both rising and falling edges of T3RST.
T3RST shares a package pin with P7.5 and EPA5.
Timer 4 External Reset
External reset for timer 4. Timer 4 is programmable to reset on the rising edge,
the falling edge, or both rising and falling edges of T4RST.
T4RST shares a package pin with P7.6 and EPA6.
Test-Mode Entry
If this pin is held low during reset, the device will enter a test mode. The value of
several other pins defines the actual test mode. All test modes, except
test-ROM execution, are reserved for Intel factory use. If you choose to config-
ure this signal as an input, always hold it high during reset and ensure that your
system meets the V
IH
specification to prevent inadvertent entry into test mode.
TMODE# shares a package pin with P5.4 and BREQ#.
T1CLK
I
T2CLK
I
T3CLK
I
T4CLK
I
T1RST
I
T2RST
I
T3RST
I
T4RST
I
TMODE#
I
Table 4. Signal Descriptions (Sheet 7 of 8)
Name
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| 83C196KB16 | BOX W/LID ABS BLACK 4.3X3.2X1.6,1 |
| 83C196MD | 1MSPS, 12-Bit ADC in 6 Lead SOT-23; Package: SOT-23; No of Pins: 6; Temperature Range: Commercial |
| 83C196MH | 8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER |
| 83C196KD20 | COMMERCIAL CHMOS MICROCONTROLLER |
| 83C196KB | N-CHANNEL SILICON JUNCTION FET TO72 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 83C196KB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER |
| 83C196KB16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER |
| 83C196KD | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS MICROCONTROLLER |
| 83C196KD20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:COMMERCIAL CHMOS MICROCONTROLLER |
| 83C196LC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS 16-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。