
Intel
82865G/82865GV GMCH Datasheet
5
3.6.6
3.6.7
3.6.8
3.6.9
3.6.10 PBUSN1—Primary Bus Number Register (Device 1).......................92
3.6.11 SBUSN1—Secondary Bus Number Register (Device 1)..................93
3.6.12 SUBUSN1—Subordinate Bus Number Register (Device 1) .............93
3.6.13 SMLT1—Secondary Bus Master Latency Timer Register
(Device 1)..........................................................................................93
3.6.14 IOBASE1—I/O Base Address Register (Device 1)...........................94
3.6.15 IOLIMIT1—I/O Limit Address Register (Device 1)............................94
3.6.16 SSTS1—Secondary Status Register (Device 1)...............................95
3.6.17 MBASE1—Memory Base Address Register (Device 1)....................96
3.6.18 MLIMIT1—Memory Limit Address Register (Device 1).....................97
3.6.19 PMBASE1—Prefetchable Memory Base Address Register
(Device 1)..........................................................................................98
3.6.20 PMLIMIT1—Prefetchable Memory Limit Address Register
(Device 1)..........................................................................................98
3.6.21 BCTRL1—Bridge Control Register (Device 1)..................................99
3.6.22 ERRCMD1—Error Command Register (Device 1) .........................100
Integrated Graphics Device Registers (Device 2)........................................101
3.7.1
VID2—Vendor Identification Register (Device 2)............................102
3.7.2
DID2—Device Identification Register (Device 2) ............................102
3.7.3
PCICMD2—PCI Command Register (Device 2).............................103
3.7.4
PCISTS2—PCI Status Register (Device 2) ....................................104
3.7.5
RID2—Revision Identification Register (Device 2) .........................104
3.7.6
CC—Class Code Register (Device 2).............................................105
3.7.7
CLS—Cache Line Size Register (Device 2) ...................................105
3.7.8
MLT2—Master Latency Timer Register (Device 2).........................105
3.7.9
HDR2—Header Type Register (Device 2)......................................106
3.7.10 GMADR—Graphics Memory Range Address Register
(Device 2)........................................................................................106
3.7.11 MMADR—Memory-Mapped Range Address Register
(Device 2)........................................................................................107
3.7.12 IOBAR—I/O Decode Register (Device 2) .......................................107
3.7.13 SVID2—Subsystem Vendor Identification Register
(Device 2)........................................................................................108
3.7.14 SID2—Subsystem Identification Register (Device 2)......................108
3.7.15 ROMADR—Video BIOS ROM Base Address Registers
(Device 2)........................................................................................108
3.7.16 CAPPOINT—Capabilities Pointer Register (Device 2) ...................109
3.7.17 INTRLINE—Interrupt Line Register (Device 2)...............................109
3.7.18 INTRPIN—Interrupt Pin Register (Device 2)...................................109
3.7.19 MINGNT—Minimum Grant Register (Device 2)..............................110
3.7.20 MAXLAT—Maximum Latency Register (Device 2).........................110
3.7.21 PMCAPID—Power Management Capabilities Identification
Register (Device 2) .........................................................................110
3.7.22 PMCAP—Power Management Capabilities Register
(Device 2)........................................................................................111
3.7.23 PMCS—Power Management Control/Status Register
(Device 2)........................................................................................111
3.7.24 SWSMI—Software SMI Interface Register (Device 2)....................112
SUBC1—Sub-Class Code Register (Device 1) ................................91
BCC1—Base Class Code Register (Device 1) .................................91
MLT1—Master Latency Timer Register (Device 1)...........................92
HDR1—Header Type Register (Device 1)........................................92
3.7