- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378217 > 82801E (INTEL CORP) Intel 82801E Communications I/O Controller Hub (C-ICH) PDF資料下載
參數(shù)資料
| 型號(hào)： | 82801E |
| 廠商： | INTEL CORP |
| 元件分類(lèi)： | 外設(shè)及接口 |
| 英文描述： | Intel 82801E Communications I/O Controller Hub (C-ICH) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA421 |
| 封裝： | BGA-421 |
| 文件頁(yè)數(shù)： | 44/84頁(yè) |
| 文件大?。?/td> | 1196K |
| 代理商： | 82801E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
Intel
82801E C-ICH
44
Advance Information Datasheet
3.2.12
SMBus Interface
3.2.13
System Management Interface
3.2.14
Real Time Clock Interface
RCIN#
I
Keyboard Controller Reset Processor:
The keyboard controller can generate
INIT# to the processor. This saves the external OR gate with the 82801E C-ICH’s
other sources of INIT#. When the 82801E C-ICH detects the assertion of this
signal, INIT# is generated for 16 PCI clocks.
A20GATE
I
A20 Gate:
This signal is from the keyboard controller. It acts as an alternative
method to force the A20M# signal active. A20GATE saves the external OR gate
needed with various other PCIsets.
CPUPWRGD
OD
Processor Power Good:
This signal should be connected to the processor’s
PWRGOOD input. This is an open-drain output signal (external pull-up resistor
required) that represents a logical AND of the 82801E C-ICH’s PWROK and
VRMPWRGD signals.
Table 18. SMBus Interface Signals
Name
Type
Description
SMBDATA
I/OD
SMBus Data:
External pull-up is required.
SMBCLK
I/OD
SMBus Clock:
External pull-up is required.
SMBALERT#
/GPIO[11]
I
SMBus Alert:
This signal is used to wake the system or generate an SMI#. If not
used for SMBALERT#, it can be used as a GPI.
Table 19. System Management Interface Signals
Name
Type
Description
INTRUDER#
I
Intruder Detect:
This signal can be set to disable system if box detected open.
This signal’s status is readable, so it can be used like a GPI if the Intruder
Detection is not needed.
SMLINK[1:0]
I/OD
System Management Link:
These signals are an SMBus link to an optional
external system management ASIC or LAN controller. External pull-ups are
required.
NOTE:
SMLINK[0] corresponds to an SMBus Clock signal and SMLINK[1]
corresponds to an SMBus Data signal.
Table 20. Real Time Clock Interface
Name
Type
Description
RTCX1
Special
Crystal Input 1:
This signal is connected to the 32.768 KHz crystal. If no
external crystal is used, then RTCX1 can be driven with the desired clock rate.
RTCX2
Special
Crystal Input 2:
This signal is connected to the 32.768 KHz crystal. If no
external crystal is used, then RTCX2 should be left floating.
Table 17. Processor Interface Signals (Sheet 2 of 2)
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82802AB | Firmware Hub (FWH) |
| 82802AC | Firmware Hub (FWH) |
| 8281 | LNB SUPPLY AND CONTROL-VOLTAGE REGULATORS |
| 8282 | OCTAL LATCH |
| 8282 | LNB SUPPLY AND CONTROL-VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82801FB | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family |
| 82801FBM | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family |
| 82801FR | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family |
| 82801GBICH7 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel I/O Controller Hub 7 |
| 82801GBMICH7-M | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel I/O Controller Hub 7 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。