- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82801E (INTEL CORP) Intel 82801E Communications I/O Controller Hub (C-ICH) PDF資料下載
參數(shù)資料
| 型號： | 82801E |
| 廠商： | INTEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Intel 82801E Communications I/O Controller Hub (C-ICH) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA421 |
| 封裝： | BGA-421 |
| 文件頁數(shù)： | 27/84頁 |
| 文件大小： | 1196K |
| 代理商： | 82801E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Intel
82801E C-ICH
Advance Information Datasheet
27
FERR#
I
Numeric Coprocessor Error:
This signal is tied to the coprocessor error
signal on the processor. FERR# is only used if the 82801E C-ICH
coprocessor error reporting function is enabled in the General Control
Register (Device 31:Function 0, Offset D0, bit 13). If FERR# is asserted, the
82801E C-ICH generates an internal IRQ13 to its interrupt controller unit. It is
also used to gate the IGNNE# signal to ensure that IGNNE# is not asserted to
the processor unless FERR# is active. FERR# requires an external weak
pull-up to ensure a high level when the coprocessor error function is disabled.
FRAME#
I/O
Cycle Frame:
The current Initiator asserts FRAME# to indicate the beginning
and duration of a PCI transaction. While the initiator asserts FRAME#, data
transfers continue. When the initiator deasserts FRAME#, the transaction is in
the final data phase. FRAME# is an input to the 82801E C-ICH when the
82801E C-ICH is the target, and FRAME# is an output from the 82801E
C-ICH when the 82801E C-ICH is the Initiator. FRAME# remains tri-stated by
the 82801E C-ICH until driven by an Initiator.
FWH[3:0]
/LAD[3:0]
I/O
Firmware Hub Signals:
These signals are muxed with LPC address signals.
FWH[4]
/LFRAME#
I/O
Firmware Hub Signals:
This signal is muxed with the LPC LFRAME# signal.
GNT[3:0]#
GNT[5]#
/GNT[B]#
/GPIO[17]#
O
PCI Grants:
The 82801E C-ICH supports up to four masters on the PCI bus.
GNT[5]# is muxed with PC/PCI GNT[B]# (must choose one or the other, but
not both). If not needed for PCI or PC/PCI, GNT[5]# can instead be used as a
GPIO.
Pull-up resistors are not required on these signals. If pullups are used, they
should be tied to the Vcc3_3 power rail. GNT[B]#/GNT[5]#/GPIO[17] has an
internal pull-up.
GNT[A]#
/GPIO[16]
/GNT[B]#
/GNT[5]#
/GPIO[17]
O
PC/PCI DMA Acknowledges [A:B]:
This grant serializes an ISA-like DACK#
for the purpose of running DMA/ISA master cycles over the PCI bus. This is
used by devices such as PCI-based Super I/O or audio codecs which need to
perform legacy 8237 DMA but have no ISA bus.
When not used for PC/PCI, these signals can be used as General Purpose
Outputs. GNTB# can also be used as the fourth PCI bus master grant output.
These signal have internal pull-up resistors.
GPIO[1:0]
I
Fixed as Input only. Main Power Well. Can instead be used for PC/PCI
REQ[A:B]#. GPIO[1] can also alternatively be used for PCI REQ[5]#.
GPIO[3:2]
Not implemented.
GPIO[5:4]
I
Fixed as Input only. Main power well. Can be used instead as PIRQ[G:H]#.
GPIO[6]
I
Fixed as Input only. Main power well.
GPIO[7]
I
Fixed as Input only. Main power well. Not muxed.
GPIO[8]
I
Fixed as Input only. Main power well. Not muxed.
GPIO[10:9]
I
Not implemented.
GPIO[11]
I
Fixed as Input only. Main power well. Can instead be used for SMBALERT#.
GPIO[13:12]
I
Fixed as Input only. Main power well. Not muxed.
GPIO[15:14]
I
Not implemented.
GPIO[17:16]
O
Fixed as Output only. Main Power Well. Can instead be used for PC/PCI
GNT[A:B]#. GPIO[17] can also alternatively be used for PCI GNT[5]#.
Integrated pull-up resistor.
GPIO[20:18]
O
Fixed as Output only. Main power well.
GPIO[21]
O
Fixed as Output only. Main power well.
GPIO[22]
OD
Fixed as Output only. Main power well. Open-drain output.
GPIO[23]
O
Fixed as Output only. Main power well.
Table 6. 82801E C-ICH Signal Description (Sheet 3 of 11)
Signal
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82802AB | Firmware Hub (FWH) |
| 82802AC | Firmware Hub (FWH) |
| 8281 | LNB SUPPLY AND CONTROL-VOLTAGE REGULATORS |
| 8282 | OCTAL LATCH |
| 8282 | LNB SUPPLY AND CONTROL-VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82801FB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family |
| 82801FBM | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family |
| 82801FR | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 6 (ICH6) Family |
| 82801GBICH7 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 7 |
| 82801GBMICH7-M | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel I/O Controller Hub 7 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。