![](http://datasheet.mmic.net.cn/340000/82541ER_datasheet_16452401/82541ER_4.png)
82541ER Gigabit Ethernet Controller
iv
Datasheet
5.3
5.4
Pinout Information...............................................................................................32
Visual Pin Assignments.......................................................................................42
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
82541ER Block Diagram.......................................................................................3
AC Test Loads for General Output Pins..............................................................23
PCI Clock Timing ................................................................................................23
PCI Bus Interface Output Timing Measurement .................................................24
PCI Bus Interface Input Timing Measurement Conditions ..................................25
TVAL (max) Rising Edge Test Load....................................................................25
TVAL (max) Falling Edge Test Load...................................................................26
TVAL (min) Test Load.........................................................................................26
TVAL Test Load (PCI 5 V Signaling Environment) .............................................26
Link Interface Rise/Fall Timing............................................................................27
82541ER Mechanical Specifications...................................................................29
196 PBGA Package Pad Detail...........................................................................30
Visual Pin Assignments.......................................................................................42
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Absolute Maximum Ratings ................................................................................15
Recommended Operating Conditions ................................................................15
3.3V Supply Voltage Ramp.................................................................................16
1.8V Supply Voltage Ramp.................................................................................16
1.2V Supply Voltage Ramp.................................................................................17
DC Characteristics..............................................................................................18
Power Specifications - D0a.................................................................................18
Power Specifications - D3cold ............................................................................18
Power Specifications D(r) Uninitialized)..............................................................19
Power Specifications - Complete Subsystem .....................................................19
I/O Characteristics...............................................................................................20
AC Characteristics: 3.3 V Interfacing ..................................................................21
25 MHz Clock Input Requirements .....................................................................21
Reference Crystal Specification Requirements...................................................22
Link Interface Clock Requirements.....................................................................22
EEPROM Interface Clock Requirements ............................................................22
AC Test Loads for General Output Pins..............................................................22
PCI Bus Interface Clock Parameters ..................................................................23
PCI Bus Interface Timing Parameters.................................................................24
PCI Bus Interface Timing Measurement Conditions...........................................25
Rise and Fall Times ............................................................................................27
Link Interface Clock Requirements.....................................................................27
Link Interface Clock Requirements.....................................................................27
Thermal Characteristics ......................................................................................31
PCI Address, Data and Control Signals..............................................................32
PCI Arbitration Signals........................................................................................32
Interrupt Signals..................................................................................................32
System Signals ...................................................................................................32
Error Reporting Signals.......................................................................................33
Power Management Signals ...............................................................................33
Serial EEPROM Interface Signals.......................................................................33