- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄222840 > 74LVTH182512DGGRE4 (TEXAS INSTRUMENTS INC) LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64 PDF資料下載
參數(shù)資料
| 型號： | 74LVTH182512DGGRE4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64 |
| 封裝： | GREEN, PLASTIC, TSSOP-64 |
| 文件頁數(shù)： | 6/38頁 |
| 文件大?。?/td> | 735K |
| 代理商： | 74LVTH182512DGGRE4 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
boundary-control-register opcode description
The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed
while the RUNT instruction is executed in the Run-Test /Idle state. The following descriptions detail the operation
of each BCR instruction and illustrate the associated PSA and PRPG algorithms.
Table 4. Boundary-Control Register Opcodes
BINARY CODE
BIT 2
→ BIT 0
MSB
→ LSB
DESCRIPTION
X00
Sample inputs/toggle outputs (TOPSIP)
X01
Pseudo-random pattern generation/36-bit mode (PRPG)
X10
Parallel-signature analysis/36-bit mode (PSA)
011
Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111
Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)
While the control input BSCs (bits 47–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms,
the output-enable BSCs (bits 47–44 of the BSR) control the drive state (active or high impedance) of the selected
device output pins. These BCR instructions are only valid when both bytes of the device are operating in one
direction of data flow (i.e., 1OEAB
≠ 1OEBA and 2OEAB ≠ 2OEBA) and in the same direction of data flow (i.e.,
1OEAB
= 2OEAB and 1OEBA = 2OEBA). Otherwise, the bypass instruction is operated.
sample inputs/toggle outputs (TOPSIP)
Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the
associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode
BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated
device I/O pins on each falling edge of TCK.
相關PDF資料 |
PDF描述 |
|---|---|
| 74LVTH182512DGGRG4 | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PDSO64 |
| 74LVX573MTR | LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 74VHC03TTR | AHC/VHC SERIES, QUAD 2-INPUT NAND GATE, PDSO14 |
| 74VHC112M | Dual J-K Flip-Flops with Preset and Clear |
| 74VHC112MTC | Dual J-K Flip-Flops with Preset and Clear |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVTH182512DGGRG4 | 功能描述:特定功能邏輯 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| 74LVTH182646APMG4 | 功能描述:特定功能邏輯 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| 74LVTH182652APMG4 | 功能描述:特定功能邏輯 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| 74LVTH18502APMRG4 | 功能描述:特定功能邏輯 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| 74LVTH18504APMRG4 | 功能描述:特定功能邏輯 3.3V ABT Scan Test Devices RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。