參數(shù)資料
型號(hào)： 7130LA35TF8
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： SRAM
英文描述： 1K X 8 DUAL-PORT SRAM, 35 ns, PQFP64
封裝： STQFP-64
文件頁(yè)數(shù)： 8/19頁(yè)
文件大?。?/td> 153K
代理商： 7130LA35TF8
IDT7130SA/LA and IDT7140SA/LA
High-Speed 1K x 8 Dual-Port Static SRAM
Military, Industrial and Commercial Temperature Ranges
16
Truth Table I — Non-Contention Read/Write Control(4)
Truth Tables
Truth Table II — Interrupt Flag(1,4)
Truth Table III — Address BUSY
Arbitration
NOTES:
1. Pins
BUSYL and BUSYR are both outputs for IDT7130 (master). Both are inputs for
IDT7140 (slave).
BUSYX outputs on the IDT7130 are open drain, not push-pull
outputs. On slaves the
BUSYX input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs
of this port. 'H' if the inputs to the opposite port became stable after the address and
enable inputs of this port. If tAPS is not met, either
BUSYL or BUSYR = LOW will
result.
BUSYL and BUSYR outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when
BUSYL outputs are driving LOW
regardless of actual logic level on the pin. Writes to the right port are internally
ignored when
BUSYR outputs are driving LOW regardless of actual logic level on
the pin.
NOTES:
1. A0L – A10L A0R – A10R.
2. If
BUSY = L, data is not written.
3. If
BUSY = L, data may not be valid, see tWDD and tDDD timing.
4. 'H' = VIH, 'L' = VIL, 'X' = DON’T CARE, 'Z' = HIGH IMPEDANCE
NOTES:
1. Assumes
BUSYL = BUSYR = VIH
2. If
BUSYL = VIL, then No Change.
3. If
BUSYR = VIL, then No Change.
4. 'H' = HIGH,' L' = LOW,' X' = DON’T CARE
Inputs(1)
Function
R/
W
CE
OE
D0-7
X
H
X
Z
Port Disabled and in Power-Down Mode, ISB2 or ISB4
XH
X
Z
CER = CEL = VIH, Power-Down Mode, ISB1 or ISB3
LL
X
DATAIN
Data on Port Written into Memory(2)
HL
L
DATAOUT
Data in Memory Output on Port
(3)
H
L
H
Z
High Impedance Outputs
2689 tbl 13
Left Port
Right Port
Function
R/
WL
CEL
OEL
A9L-A0L
INTL
R/
WR
CER
OER
A9R-A0R
INTR
L
X3FF
XXXX
X
L(2)
Set Right
INTR Flag
XX
X
L
3FF
H(3)
Reset Right
INTR Flag
XX
X
L(3)
L
X
3FE
X
Set Left
INTL Flag
XL
L
3FE
H(2)
X
XXX
Reset Left
INTL Flag
2689 tbl 14
Inputs
Outputs
Function
CEL
CER
A0L-A9L
A0R-A9R
BUSYL(1)
BUSYR(1)
X
NO MATCH
H
Normal
H
X
MATCH
H
Normal
X
H
MATCH
H
Normal
L
MATCH
(2)
Write Inhibit
(3)
2689 tbl 15
相關(guān)PDF資料
PDF描述
7140LA35CB 1K X 8 DUAL-PORT SRAM, 35 ns, CDIP48
7134SA35PB 4K X 8 DUAL-PORT SRAM, 35 ns, PDIP48
71522-1050 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG
71522-2050 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG
71522-3050 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
7130LA35TFG 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 8KBIT 35NS 64TQFP
7130LA45TFI 功能描述:IC SRAM 8KBIT 64TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購(gòu) 標(biāo)準(zhǔn)包裝:160
7130LA45TFI8 功能描述:IC SRAM 8KBIT 64TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購(gòu) 標(biāo)準(zhǔn)包裝:500
7130LA55C 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
7130LA55CB 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*