- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄298491 > 7130LA35TF8 (INTEGRATED DEVICE TECHNOLOGY INC) 1K X 8 DUAL-PORT SRAM, 35 ns, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | 7130LA35TF8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 1K X 8 DUAL-PORT SRAM, 35 ns, PQFP64 |
| 封裝： | STQFP-64 |
| 文件頁(yè)數(shù)： | 3/19頁(yè) |
| 文件大?。?/td> | 153K |
| 代理商： | 7130LA35TF8 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
11
IDT7130SA/LA and IDT7140SA/LA
High-Speed 1K x 8 Dual-Port Static SRAM
Military, Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)(1,5)
NOTES:
1. R/
W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of
CE = VIL and R/W = VIL.
3. tWR is measured from the earlier of
CE or R/W going HIGH to the end of the write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the
CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the HIGH impedance state.
6. Timing depends on which enable signal (
CE or R/W) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load
(Figure 2).
8. If
OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off data to be placed on the
bus for the required tDW. If
OE is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)(1,5,8)
tWC
ADDRESS
OE
CE
R/
W
DATA OUT
DATA IN
tAS
(6)
tOW
tDW
tDH
tAW
tWP
(2)
tHZ
(7)
(4)
tWZ
(7)
tHZ
(7)
2689 drw 10
tWR
(3)
tWC
ADDRESS
CE
R/
W
DATA IN
tAS
(6)
tEW
(2)
tWR
(3)
tDW
tDH
tAW
2689 drw 11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7140LA35CB | 1K X 8 DUAL-PORT SRAM, 35 ns, CDIP48 |
| 7134SA35PB | 4K X 8 DUAL-PORT SRAM, 35 ns, PDIP48 |
| 71522-1050 | 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG |
| 71522-2050 | 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG |
| 71522-3050 | 50 CONTACT(S), MALE, TELECOM AND DATACOM CONNECTOR, IDC, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7130LA35TFG | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 8KBIT 35NS 64TQFP |
| 7130LA45TFI | 功能描述:IC SRAM 8KBIT 64TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購(gòu) 標(biāo)準(zhǔn)包裝:160 |
| 7130LA45TFI8 | 功能描述:IC SRAM 8KBIT 64TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購(gòu) 標(biāo)準(zhǔn)包裝:500 |
| 7130LA55C | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 7130LA55CB | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。