- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962D0053605QYX 512K X 8 STANDARD SRAM, 20 ns, CDFP36 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962D0053605QYX |
| 元件分類： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 20 ns, CDFP36 |
| 封裝： | CERAMIC, DFP-36 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 138K |
| 代理商： | 5962D0053605QYX |
3
WRITE CYCLE
A combination of W less than VIL(max) and E less than
VIL(max) defines a write cycle. The state of G is a “don’t care”
for a write cycle. The outputs are placed in the high-impedance
state when either G is greater than VIH(min), or when W is less
than VIL(max).
Write Cycle 1, the Write Enable - Controlled Access in figure
5a, is defined by a write terminated by W going high, with E
still active. The write pulse width is defined by tWLWH when the
write is initiated by W, and by tETWH when the write is initiated
by E. Unless the outputs have been previously placed in the high-
impedance state by G, the user must wait tWLQZ before applying
data to the nine bidirectional pins DQ(7:0) to avoid bus
contention.
Write Cycle 2, the Chip Enable - Controlled Access in figure
5b, is defined by a write terminated by E going inactive. The
write pulse width is defined by tWLEF when the write is initiated
by W, and by tETEF when the write is initiated by the E going
active. For the W initiated write, unless the outputs have been
previously placed in the high-impedance state by G, the user
must wait tWLQZ before applying data to the eight bidirectional
pins DQ(7:0) to avoid bus contention.
OPERATIONAL ENVIRONMENT
Table 2. Operational Environment
Design Specifications1
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. Adam’s 0% worst case environment, Geosynchronous orbit, 100 mils of
Aluminum.
Total Dose
50
krad(Si)
Heavy Ion
Error Rate2
<1.1E-9
Errors/Bit-Day
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962D1022901QXC | 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128 |
| 5962F0253401VXC | 2.5 V FIXED POSITIVE REGULATOR, CDFP16 |
| L491333DIE2V | 3.3 V FIXED POSITIVE REGULATOR, UUC |
| 5962F9654403QXA | OTHER DECODER/DRIVER, CDFP16 |
| 5962F9657601QCX | AC SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962D0823001QXC | 制造商:Intersil Corporation 功能描述: |
| 5962D9563201VXC | 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk |
| 5962D9666301VXC | 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk |
| 5962F0052301QXC | 制造商:Intersil Corporation 功能描述: |
| 5962F0052301VXC | 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。