參數(shù)資料
型號(hào)： 5962-0720601VXC
元件分類： ADC
英文描述： 3-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP52
封裝： CERAMIC, QFP-52
文件頁(yè)數(shù)： 10/21頁(yè)
文件大?。?/td> 433K
代理商： 5962-0720601VXC
CLOCK INPUTS
CLK
ADS5424M
CLK
Square Wave or
Sine Wave
0.01
F
0.01
F
CLK
ADS5424
M
CLK
0.1
F
1:4
Clock
Source
MA3X71600LCTND
SLWS194 – MAY 2008 ....................................................................................................................................................................................................... www.ti.com
Because the ADS5424 recommended input common-mode voltage is 2.4 V, the THS4509 is operated from a
single power supply input with VS+ = 5 V and VS– = 0 V (ground). This maintains maximum headroom on the
internal transistors of the THS4509.
The ADS5424 clock input can be driven with either a differential clock signal or a single-ended clock input, with
little or no difference in performance between both configurations. In low-input-frequency applications, where
jitter may not be a big concern, the use of single-ended clock (see Figure 21) could save cost and board space
without any trade-off in performance. When driven on this configuration, it is best to connect CLKM (pin 11) to
ground with a 0.01
F capacitor, while CLKP is ac-coupled with a 0.01 F capacitor to the clock source, as
shown in Figure 22.
Figure 21. Single-Ended Clock
Figure 22. Differential Clock
For jitter sensitive applications, the use of a differential clock has advantages (as with any other ADCs) at the
system level. The first advantage is that it allows for common-mode noise rejection at the PCB level. A further
analysis (see Clocking High Speed Data Converters, SLYT075) reveals one more advantage. The following
formula describes the different contributions to clock jitter:
(Jittertotal)2 = (EXT_jitter)2 + (ADC_jitter)2 = (EXT_jitter)2 + (ADC_int)2 + (K/clock_slope)2
The first term represents the external jitter, coming from the clock source, plus noise added by the system on the
clock distribution, up to the ADC. The second term is the ADC contribution, which can be divided in two portions.
The first does not depend directly on any external factor. The second contribution is a term inversely proportional
to the clock slope. The faster the slope, the smaller this term will be. As an example, the ADC jitter contribution
could be computed from a sinusoidal input clock of 3 Vpp amplitude and Fs = 80 MSPS:
ADC_jitter = sqrt ((150 fs)2 + (5
× 10–5/(1.5 × 2 × PI × 80 × 106))2) = 164 fs
The use of differential clock allows for the use of bigger clock amplitudes without exceeding the absolute
maximum ratings. This, on the case of sinusoidal clock, results on higher slew rates, which minimize the impact
of the jitter factor inversely proportional to the clock slope.
Figure 23 shows this approach. The back-to-back Schottky can be added to limit the clock amplitude in cases
where this would exceed the absolute maximum ratings, even when using a differential clock.
18
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): ADS5424-SP
相關(guān)PDF資料
PDF描述
5962-0720601VXC 3-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP52
5962-0720701VXC 1-CH 13-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP84
5962-0720801VXC 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP84
5962-0724301HXC 1-OUTPUT 66 W DC-DC REG PWR SUPPLY MODULE
5962-0724305HXC 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0720701VXC 制造商:TI 制造商全稱:Texas Instruments 功能描述:CLASS V, 13 BIT, 250 MSPS ANALOG-TO-DIGITAL CONVERTER
5962-0720801VXC 制造商:Texas Instruments 功能描述:ADS5463MHFG-V - Rail/Tube
5962-0721201QXC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Video Distribution Amplifier
5962-0721301QHC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:500MHz Rail-to-Rail Amplifiers
5962-0721301QXC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:500MHz Rail-to-Rail Amplifiers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*