- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67311 > 4450HG/3-K (EXAR CORP) MICROPROCESSOR, PBGA324 PDF資料下載
參數(shù)資料
| 型號： | 4450HG/3-K |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROPROCESSOR, PBGA324 |
| 封裝： | ROHS COMPLIANT, HSBGA-324 |
| 文件頁數(shù)： | 53/92頁 |
| 文件大?。?/td> | 780K |
| 代理商： | 4450HG/3-K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
4450 – Data Sheet, DS-0131-06
Page 57
Hifn Confidential
6.6 JTAG Interface
The 4450 provides an IEEE 1149.1 JTAG interface for boundary scan. This feature helps test
the interface of the chip during manufacturing tests, and the connection to the customer
board during diagnostic tests. The JTAG interface signals are all referenced to supply
voltage VDDE.
Table 6-21 below lists the JTAG IDs for each revision of the chip.
6.7 General Purpose Pins
There are two banks of eight General Purpose I/O pins for both the eSC and DPU
processors. All pins default to input following reset, therefore all GPIO pins must be
terminated to a known state. Internal registers accessed by the eSC and DPU processors
control the I/O direction of each pin. The GPIO pins may have pre-defined primary or
secondary (Reset Capture) uses as described below and summarized in Table 6-22. The
Table 6-19. PLL Signal Interface
Signal Name
I/O Type
Description
prefclk
Input
System Reference Clock (25 or 125 MHz). Gigabit mode is
supported with a either a 25MHz or 125MHz reference
clock for GMII/TBI, RGMII/RTBI. In Serdes and SGMII
mode, this signal must have a differential 125Mhz
reference and requires a pull-down resistor.
pll_bypass
Input
PLL Bypass Mode. Must be tied low for normal operation.
Tie high for Hifn test mode.
pll_mode[1]
Input
PLL Modes: Selects between 25MHz and 125MHz input
reference clock.
0 = 125MHz input reference clock
1 = 25Mhz input reference clock
Table 6-20. JTAG Signal Interface
Signal Name
I/O Type
Description
jtag_tck
Input
JTAG test clock
jtag_tdi
Input
JTAG test data input
jtag_tdo
Output
JTAG test data output
jtag_tms
Input
JTAG test mode select.
jtag_rst_n
Input
JTAG test reset This should not be tied to the system reset
signal. It is normally tied low at all times except during
JTAG testing.
Table 6-21. JTAG Chip and Revision IDs
Model
JTAG ID
Revision ID
4450
0x2CCB74AD
0x02
4450
0x3CCB74AD
0x03
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 4450HA/3-K | MICROPROCESSOR, PBGA324 |
| 45-21/LK2C-B56702C4CB2/2T | SINGLE COLOR LED, COOL WHITE |
| 45-21/LK2C-B38452C4CB2/2T | SINGLE COLOR LED, WARM WHITE |
| 45-21/QK2C-B45562C4CB2/2T | SINGLE COLOR LED, COOL WHITE |
| 45-21/QK2C-B56702C4CB41/2T | SINGLE COLOR LED, COOL WHITE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 445-0X | 制造商:APEX 功能描述:TOOLS, HEX BITS; Bit Type:Slotted; Hex Bit Size:3F-4R; Length:25mm; Size:1" ;RoHS Compliant: NA |
| 4451 | 功能描述:電纜固定件和配件 PG 7 HYBRID CG .87X.59 .12-.28 RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度: |
| 44510 | 功能描述:鉗子和鑷子 ESD Safe Tweezers 7a SA - 120mm RoHS:否 制造商:OK Industries 大小: 類型:Insertion/Extraction Tools And Kit |
| 44-510 | 制造商:RAWLPLUG 功能描述:RAWLBOLT PROJECTING M625P |
| 445100170 | 制造商:OMRON AUTOMATION AND SAFETY 功能描述:SR10 24VAC/DC OR 110/220VAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。