- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368876 > 24919 Incompatibilities Between the AMD-762? System Controller and the Via Technologies. Inc. VT82C686B PDF資料下載
參數(shù)資料
| 型號： | 24919 |
| 英文描述： | Incompatibilities Between the AMD-762? System Controller and the Via Technologies. Inc. VT82C686B |
| 中文描述： | 不相容了AMD - 762？系統(tǒng)控制器和威盛。公司VT82C686B |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 65K |
| 代理商： | 24919 |
2
Incompatibilities Between the AMD-762
TM
System Controller and the Via Technologies, Inc. VT82C686B
“
Super South
”
Southbridge
24919B
—
June 2001
Confidential - Advance Information
Write Snoop Protocol
Incompatibilty
The Microsoft
“
Windows
Logo Program R equirements 2.0
v.0.9
”
requires that all desktop systems must be A dvanced
Programmable Interrupt Controller (A PIC) enabled (SY S-
001.3). This requires that all hardware interrupts be connected
to the IOA PIC, and that the IOA PIC be connected to the
processor
’
s local A PIC. The communication between the
IOAPIC and the local APIC occurs over a separate sideband
bus. A comparison of this configuration to the traditional PIC
configuration is shown in Figure 1 on page 3.
Operation with the IOAPIC and the local APIC requires all of
the Northbridge
’
s posted write-buffers to be properly flushed
to coherent memory before the IOA PIC sends an interrupt
message to the processor. This is required to prevent potential
data coherency problems that may result when the processor
receives an interrupt and reads stale data because the data
most recently written by the PCI Bus master still resides in a
posted wri te-buffer in the Northbridge. Non-A P IC
implementations do not have the potential for this problem
because the processor
’
s interrupt acknowledge cycle that
traverses the PCI Bus is serializing in nature, thus all posted-
write buffers are flushed before the processor reads memory in
the interrupt service routine.
Note:
The solution using a POP/NOPOP resistor for single
processor
configurations
application note, Interfacing the AMD-761
TM
system
controller
and
the
Via
Southbridge, does not apply to multiprocessor solutions
using the AMD-762 system controller.
published
in
the
24952A
Technologies
VT62C686B
相關PDF資料 |
PDF描述 |
|---|---|
| 24945 | Implementing SDLC on the Am186CC or Am186CH Microcontroller Application Note? 76.1KB (PDF) |
| 24952 | Interfacing the AMD-761? System Controller and the Via Technologies. Inc. VT82C686B Southbridge Application Note |
| 2499-003-U2M0-101K | UniqueWare iButton |
| 2499-003-X5U0-102P | UniqueWare iButton |
| 2499-003-X5W0-103Z | UniqueWare iButton |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 249-1943-001 | 制造商:ITT Interconnect Solutions 功能描述:DPKB-SK-9 SHELL ASSM / 249-1943-001 / Rack & Panel |
| 249-1943-002 | 制造商:ITT Interconnect Solutions 功能描述:DPKB A196 SHELL ASSY / 249-1943-002 / Rack & Panel |
| 249-1950-000 | 功能描述:DL1-J/S JUNCTION SHELL KIT RoHS:是 類別:連接器，互連式 >> Hard Metric，背板，支架和面板 - 配件 系列:DL 標準包裝:50 系列:8237 附件類型:后殼 適用于相關產(chǎn)品:8457 系列 技術規(guī)格:塑料，96 位置 包裝:散裝 |
| 249-1950-001 | 制造商:ITT Interconnect Solutions 功能描述:J/S ASSY DL - Bulk |
| 249-1951-000 | 制造商:ITT Interconnect Solutions 功能描述:SHELL ASM DPX-34-5 - Bulk 制造商:ITT Interconnect Solutions 功能描述:SHELL ASM DPX-34-5 / 249-1951-000 / Rack & Panel |
發(fā)布緊急采購，3分鐘左右您將得到回復。