參數(shù)資料
型號： 20668
英文描述： ?lanSC300 Data Sheet ?lanSC310 Data Sheet
中文描述： ？lanSC300數(shù)據(jù)表？lanSC310數(shù)據(jù)表
文件頁數(shù)： 32/119頁
文件大?。?/td> 1167K
代理商： 20668
32
élanSC310 Microcontroller Data Sheet
P R E L I M I N A R Y
IRQ1, IRQ14
Interrupt Request Channels 1 and 14 (Input; Rising
Edge/Active High, with Internal Pullup)
This input is connected to the internal 8259A-compati-
ble Interrupt Controller Channels 1 and 14. In PC-com-
patible systems, IRQ1 may be connected to the 8042
keyboard controller.
MCS16
(Input; Active Low)
This input is used to signal to the ISA control logic that
the targeted memory device is a 16-bit device.
MCS16
is generated by a 16-bit memory expansion
card when the card recognizes it is being addressed.
This signal tells the data bus steering logic that the ad-
dressed memory device is capable of communicating
over both data paths. When accessing an 8-bit memory
device, the
MCS16
line remains deasserted, indicating
to the data bus steering logic that the currently ad-
dressed device is an 8-bit memory device capable of
communicating only over the lower data path.
Note:
MCS16
is internally OR’d with
IOCS16
. Do not tie
MCS16
Low.
For more information about the
MCS16
pin, see the
Using 16-Bit
ROMCS
Designs in élan
TM
SC300 and
élanSC310 Microcontrollers Application Note
, order
#21825.
MEMR
Memory Read Command (Output; Active Low)
The MEMR signal indicates that the current cycle is a
read of the currently selected memory device. When
this signal is asserted, the selected memory device can
drive data onto the data bus.
MEMW
Memory Write Command (Output; Active Low)
The MEMW signal indicates that the current cycle is a
write of the currently selected memory device. When
this signal is asserted, the selected memory device can
latch data from the data bus.
PIRQ0 (IRQ6)
PIRQ1 (IRQ3)
Programmable Interrupt Requests (Inputs; Rising
Edge/Active High, with Internal Pullup)
These two inputs can be programmed to drive any of
the available interrupt controller interrupt request in-
puts. For more information, see the corresponding
PIRQ Configuration Register, Index B2h, in the
élan
TM
SC310 Microcontroller Programmer’s Refer-
ence Manual
, order #20665.
RSTDRV
System Reset (Output; Active High)
This signal is the ISA-compatible reset signal. When
this signal is asserted, all connected devices reinitialize
to their reset state. The pulse width of RSTDRV is ad-
justable based on PLL startup timings. For more infor-
mation, see
“Loop Filters” on page 86 and the power-
up sequence timings beginning on page 88.
SA11–SA0
System Address Bus (Output; Active High)
The system address bus outputs the physical memory
or I/O port, least-significant, latched addresses. They
are used by all external I/O devices and all memory de-
vices other than main system DRAM. During main sys-
tem SRAM and local bus cycles, this bus represents
the CPU address bus (A11–A1). SA0 is equivalent to
A0 during local bus cycles. See MA11–MA0 on
page 30 for SA23–SA12.
SBHE
(Output; Active Low)
Active when the high byte is to be transferred on the
upper 8 bits of the data bus.
SPKR
Speaker, Digital Audio Output (Output)
This signal controls an external speaker driver. It is
generated from the internal 8254-compatible Timer
Channel 2 output ANDed with I/O port 061h, bit 1
(speaker data enable).
TC [TMS]
Terminal Count (Output; Active High)
This signal is used to indicate that the transfer count for
the currently active DMA channel has reached zero,
and that the current DMA cycle is the last transfer.
This is a dual-function pin. When the JTAGEN signal is
asserted, it will function as the TMS, JTAG Test Mode
Select pin. See the JTAG Interface section for more in-
formation on the function of this pin during Test mode.
KEYBOARD INTERFACE
8042CS [XTDAT]
Keyboard Controller Chip Select (Output; Active Low)
This signal is a decode of A9–A0 = 060h to 06Eh, all
even addresses. In PC-compatible systems, it con-
nects to the external keyboard controller chip select.
XTDAT is the PC/XT keyboard data line.
A20GATE
Address Bit-20 Gate (Input; Active High)
When deasserted (Low), A20GATE is used to force
CPU address bit 20 Low, a function required for PC
相關(guān)PDF資料
PDF描述
2067 SAFETY SWITCH FERROCODE
2070 SAFETY SWITCH FERROCODE
2068 SAFETY SWITCH FERROCODE
2068-6104-015 Flange Mount Medium Power Terminations
2068-6119-005 Flange Mount Medium Power Terminations
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
20-668-0003 功能描述:微處理器 - MPU Rabbit 2000 Chipset 30MHz RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
20-668-0011 功能描述:微處理器 - MPU Rabbit 3000A LQFP Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
20-668-0016 功能描述:微處理器 - MPU Rabbit 3000 TFBGA Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
2066-8001-90 制造商:TE CONNECTIVITY 功能描述:RF COAXIAL PANEL MOUNT CONNECTOR
20-668-0022 功能描述:微處理器 - MPU Rabbit 4000 LQFP Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*