參數(shù)資料
型號(hào)： 160V
廠商： Lattice Semiconductor Corporation
英文描述： In-System Programmable 3.3V Generic Digital CrosspointTM
中文描述： 在系統(tǒng)可編程3.3V的通用數(shù)字CrosspointTM
文件頁(yè)數(shù)： 3/37頁(yè)
文件大?。?/td> 464K
代理商： 160V
3
Specifications
ispGDX160V/VA
Architecture
The ispGDXV/VA architecture is different from traditional
PLD architectures, in keeping with its unique application
focus. The block diagram is shown below. The program-
mable interconnect consists of a single Global Routing
Pool (GRP). Unlike ispLSI devices, there are no pro-
grammable logic arrays on the device. Control signals for
OEs, Clocks/Clock Enables and MUX Controls must
come from designated sets of I/O pins. The polarity of
these signals can be independently programmed in each
I/O cell.
Each I/O cell drives a unique pin. The OE control for each
I/O pin is independent and may be driven via the GRP by
one of the designated I/O pins (I/O-OE set). The I/O-OE
set consists of 25% of the total I/O pins. Boundary Scan
test is supported by dedicated registers at each I/O pin.
In-system programming is accomplished through the
standard Boundary Scan protocol.
The various I/O pin sets are also shown in the block
diagram below. The A, B, C, and D I/O pins are grouped
together with one group per side.
I/O Architecture
Each I/O cell contains a 4:1 dynamic MUX controlled by
two select lines as well as a 4x4 crossbar switch con-
trolled by software for increased routing flexiability (Figure
1). The four data inputs to the MUX (called M0, M1, M2,
and M3) come from I/O signals in the GRP and/or
adjacent I/O cells. Each MUX data input can access one
quarter of the total I/Os. For example, in a 160 I/O
ispGDXV, each data input can connect to one of 40 I/O
pins. MUX0 and MUX1 can be driven by designated I/O
pins called MUXsel1 and MUXsel2. Each MUXsel input
covers 25% of the total I/O pins (e.g. 40 out of 160). MUX0
and MUX1 can be driven from either MUXsel1 or MUXsel2.
Figure 1. ispGDXV/VA I/O Cell and GRP Detail (160 I/O Device)
I/OCell 0
I/O Cell 1
I/O Cell 78
I/O Cell 79
80 I/O Cells
Boundary
Bypass Option
I/O Cell N
or Latch
I/O
Pin
Prog.
(VCCIO)
Prog. Slew Rate
D
CLK
A
B
Reset
Q
4-to-1 MUX
M0
M1
M2
M3
MUX0
160 Input GRP
Outputs Horizontal
I/O Cell 159
I/O Cell 158
I/O Cell 81
I/O Group A
I/O Group B
I/O Group C
I/O Group D
4x4
Crossbar
Switch
MUX1
Global
Reset
I/O Cell 80
80 I/O Cells
ispGDXV/VA architecture enhancements over ispGDX (5V)
E
2
CMOS
Programmable
Interconnect
Logic
“
0
”
Logic
“
1
”
160 I/O Inputs
C
R
CloY0-Y3
Prog.
BLatch
CLK_EN
oFrom MUX Outputs
ofFrom MUX Outputs
To 2 Adjacent
I/O Cells above
ITo 2 Adjacent
Prog. Open Drain
2.5V/3.3V Output
N+1
N+2
N-1
N-2
相關(guān)PDF資料
PDF描述
160WA100M16X20 MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS
160WA10M10X9 MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS
160WA150M18X20 MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS
160WA220M18X25 MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS
160WA33M125X16 MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
160V/1UF/LOW ESR 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 1UF LOW ESR HITEMP,HIFREQ. RAD. 8DX11.5LMM
160V/2.2UF/105C 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 2.2UF 105CHI TEMP,RADIAL (6.3D X 11L MM)
160V/2.2UF/R/ESR 制造商:Distributed By MCM 功能描述:CAPACITOR RAD ELEC 160V 2.2UF105C TOLERANCE 20%
160V/470UF/105C 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 470UF 105CHI TEMP,RADIAL(22D X 40L MM)
160V/68UF/R/ESR 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 68UF LOWHIGH TEMP, HIGH FREQ. RADIAL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*