- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368724 > 160V (Lattice Semiconductor Corporation) In-System Programmable 3.3V Generic Digital CrosspointTM PDF資料下載
參數(shù)資料
| 型號(hào)： | 160V |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable 3.3V Generic Digital CrosspointTM |
| 中文描述： | 在系統(tǒng)可編程3.3V的通用數(shù)字CrosspointTM |
| 文件頁(yè)數(shù)： | 14/37頁(yè) |
| 文件大?。?/td> | 464K |
| 代理商： | 160V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
14
Specifications
ispGDX160VA
-3
-5
PARAMETER #
Inputs
t
io
GRP
t
grp
MUX
t
muxd
t
muxexp
t
muxs
t
muxsio
t
muxsg
t
muxselexp
Register
t
iolat
t
iosu
t
ioh
t
ioco
t
ior
t
cesu
t
ceh
Data Path
t
fdbk
t
iobp
t
ioob
t
muxcg
t
muxcio
t
iodg
t
iodio
Outputs
t
ob
t
obs
t
oeen
t
oedis
t
goe
t
toe
Clocks
t
ioclk
t
gclk
t
gclkeng
t
gclkenio
t
ioclkeng
Global Reset
t
gr
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to the Timing Model in this data sheet for further details.
DESCRIPTION
1
MIN. MAX. MIN. MAX. UNITS
32
Input Buffer Delay
—
0.4
—
0.9
ns
33
GRP Delay
—
1.1
—
1.1
ns
34
35
36
37
38
39
I/O Cell MUX A/B/C/D Data Delay
I/O Cell MUX A/B/C/D Expander Delay
I/O Cell Data Select
I/O Cell Data Select (I/O Clock)
I/O Cell Data Select (Yx Clock)
I/O Cell MUX Data Select Expander Delay
—
—
—
—
—
—
1.0
1.5
1.0
1.5
1.5
1.5
—
—
—
—
—
—
1.5
2.0
1.5
3.0
2.0
2.0
ns
ns
ns
ns
ns
ns
40
41
42
43
44
45
46
I/O Latch Delay
I/O Register Setup Time Before Clock
I/O Register Hold Time After Clock
I/O Register Clock to Output Delay
I/O Reset to Output Delay
I/O Clock Enable Setup Time Before Clock
I/O Clock Enable Hold Time After Clock
—
—
—
—
—
—
—
1.0
0.8
1.7
1.2
1.0
2.3
0.2
—
—
—
—
—
—
—
1.0
2.0
1.5
0.5
1.5
2.0
0.5
ns
ns
ns
ns
ns
ns
ns
47
48
49
50
51
52
53
I/O Register Feedback Delay
I/O Register Bypass Delay
I/O Register Output Buffer Delay
I/O Register A/B/C/D Data Input MUX Delay (Yx Clock)
I/O Register A/B/C/D Data Input MUX Delay (I/O Clock)
I/O Register I/O MUX Delay (Yx Clock)
I/O Register I/O MUX Delay (I/O Clock)
—
—
—
—
—
—
—
0.6
0.0
0.0
1.5
1.5
3.5
3.5
—
—
—
—
—
—
—
0.9
0.0
0.0
2.0
3.0
4.0
5.0
ns
ns
ns
ns
ns
ns
ns
54
55
56
57
58
59
Output Buffer Delay
Output Buffer Delay (Slow Slew Option)
I/O Cell OE to Output Enable
I/O Cell OE to Output Disable
GRP Output Enable and Disable Delay
Test OE Enable and Disable Delay
—
—
—
—
—
—
1.0
4.5
3.5
3.5
0.0
2.5
—
—
—
—
—
—
1.5
6.5
4.0
4.0
0.0
2.0
ns
ns
ns
ns
ns
ns
60
61
62
63
64
I/O Clock Delay
Global Clock Delay
Global Clock Enable (Yx Clock)
Global Clock Enable (I/O Clock)
I/O Clock Enable (Yx Clock)
—
—
—
—
—
0.3
1.3
1.5
1.0
0.5
—
—
—
—
—
2.0
2.0
2.5
3.5
2.5
ns
ns
ns
ns
ns
65
Global Reset to I/O Register Latch
—
6.0
—
11.0
ns
Internal Timing Parameters
1
Over Recommended Operating Conditions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 160WA100M16X20 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA10M10X9 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA150M18X20 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA220M18X25 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA33M125X16 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 160V/1UF/LOW ESR | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 1UF LOW ESR HITEMP,HIFREQ. RAD. 8DX11.5LMM |
| 160V/2.2UF/105C | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 2.2UF 105CHI TEMP,RADIAL (6.3D X 11L MM) |
| 160V/2.2UF/R/ESR | 制造商:Distributed By MCM 功能描述:CAPACITOR RAD ELEC 160V 2.2UF105C TOLERANCE 20% |
| 160V/470UF/105C | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 470UF 105CHI TEMP,RADIAL(22D X 40L MM) |
| 160V/68UF/R/ESR | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 68UF LOWHIGH TEMP, HIGH FREQ. RADIAL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。