- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368724 > 160V (Lattice Semiconductor Corporation) In-System Programmable 3.3V Generic Digital CrosspointTM PDF資料下載
參數(shù)資料
| 型號(hào)： | 160V |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable 3.3V Generic Digital CrosspointTM |
| 中文描述： | 在系統(tǒng)可編程3.3V的通用數(shù)字CrosspointTM |
| 文件頁數(shù)： | 24/37頁 |
| 文件大?。?/td> | 464K |
| 代理商： | 160V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
24
Specifications
ispGDX160V/VA
The ispGDX Design System Compiler
After the GDF file is created, the compiler checks the
syntax and provides helpful hints and the location of any
syntax errors. The compiler performs design rule checks,
such as, clock and enable designations, the use of input/
output/BIDI usage, and the proper use of attributes. I/O
connectivity is also checked to ensure polarity, MUX
selection controls, and connections are properly made.
Compilation is completed automatically and report and
programming files are saved.
Reports Generated
When the ispGDX system compiles a design and gener-
ates the specified netlists, the following output files are
created:
Report Files:
.log
.rpt
.mfr
.tsu
.tco
.tpt
Compiler History
Compiler Report
Maximum Frequency Timing Report
Set-up and Hold Timing Report
Clock to Out Timing Report
Timing Report
Simulation File:
.sim
Post-Route Simulation With LAC Format
Netlists:
.edo
.vlo
.ifo
.vho
.vhn
.vto
EDIF Output
Verilog Output
OrCAD Output
VHDL non-VITAL with Maximum Delays Output
VHDL non-VITAL with Maximum Delays Output
VHDL VITAL Output
Download:
.jed
JEDEC Device Programming File
Third-Party Timing Simulation
The ispGDX Design System will generate simulation
netlists as specified by a user. The simulation netlist
formats available are: EDIF, Verilog (OVI compliant),
VHDL (VITAL compliant), Viewlogic, and OrCAD.
For In-System Programming, Lattice
’
s ispGDX devices
may be programmed, alone or in a chain with up to 100
other Lattice ISP devices, using Lattice
’
s ISP Daisy
Chain Download software. This powerful Windows-based
tool can be launched from the Tool Bar or by Invoking the
Download option from the drop down menu within the
ispGDX Design System. ISP Daisy Chain Download
version 7.1 or above supports the ispGDX Family de-
vices.
ispGDX Development System (Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 160WA100M16X20 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA10M10X9 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA150M18X20 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA220M18X25 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
| 160WA33M125X16 | MINIATURE ALUMINUM ELECTROLYTIC CAPACITORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 160V/1UF/LOW ESR | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 1UF LOW ESR HITEMP,HIFREQ. RAD. 8DX11.5LMM |
| 160V/2.2UF/105C | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 2.2UF 105CHI TEMP,RADIAL (6.3D X 11L MM) |
| 160V/2.2UF/R/ESR | 制造商:Distributed By MCM 功能描述:CAPACITOR RAD ELEC 160V 2.2UF105C TOLERANCE 20% |
| 160V/470UF/105C | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 470UF 105CHI TEMP,RADIAL(22D X 40L MM) |
| 160V/68UF/R/ESR | 制造商:Distributed By MCM 功能描述:CAPACITOR 160V 68UF LOWHIGH TEMP, HIGH FREQ. RADIAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。