- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382774 > ZR36506 Fast Recovery Rectifier Diodes PDF資料下載
參數(shù)資料
| 型號： | ZR36506 |
| 英文描述： | Fast Recovery Rectifier Diodes |
| 中文描述： | 外圍芯片 |
| 文件頁數(shù)： | 13/99頁 |
| 文件大?。?/td> | 452K |
| 代理商： | ZR36506 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
Zoran ZR 36506 USBV ision – Datasheet
Zoran Proprietary and Confidential
ZR 36506 Pinout
2 -3
Pin Number
Signal
I/O Description
sample (right chan). This output is temporarily set to
'0' while in the Suspend or Power-Down position.
6
BCLK
O
Main Clock for both Audio CODEC and Bulk Data
in. This output is temporarily set to '0' while in the
Suspend or Power-Down position.
138
CLK48
O
48 MHz Clock output for SDRAM interface. This
output is set to '0' while in Suspend or Power-Down
modes.
159, 157, 155,
153, 151, 149,
147, 145, 144,
146, 148, 150,
152, 154, 156,
158
DD0-DD15
I/O SDRAM Data bus input/output pins. These pins
feature internal Pull-Down resistors, and are set to
High-z while in Suspend or Power-Down modes.
125
CASN
O
SDRAM Column Address Select Active low. This
output is set to High-z while in Suspend or Power-
Down modes.
143
WRN
O
SDRAM Write Enable Active low. This output is set
to High-z while in Suspend or Power-Down modes.
160
CSN
O
SDRAM Chip Select Active low. This output is set to
High-z while in Suspend or Power-Down modes.
123
RASN
O
SDRAM Row Address Select Active low. This
output is set to High-z while in Suspend or Power-
Down mode.
133, 131, 129,
127, 126, 128,
130, 132, 134,
136, 135, 137
DA0-DA11
O
SDRAM Row/Column Address-bus. These outputs
are set to '0' while in Suspend or Power-Down
modes.
124
CKE
O
SDRAM Clock Enable. Active high, enable clock for
SDRAM.
24
SCL/PWR0
I/O Serial EEPROM clock signal, and LSbit of Device
Power Code. If an EEPROM is detected, this pin is
used as the EEPROM clock output signal; otherwise
its voltage (Vdd or GND) is used as the LSbit of the
Device Power Code for the USB Device Descriptor.
If EEPROM is detected, this pin is temporarily set to
'1' while in the Suspend position.
22
EEPROM
I
EEPROM Detect pin. If EEPROM is used, a 10 K
Pull-Up resistor to Vdd should be connected to this
pin. Otherwise, it should be tied to GND.
23
SDA
I/O Serial EEPROM data signal. High-z in Suspend and
Power-Down modes.
相關PDF資料 |
PDF描述 |
|---|---|
| ZR36750 | Fast Recovery Rectifier Diodes |
| ZR37381GC-30 | Fast Recovery Rectifier Diodes |
| ZR37381PJC-45 | Fixed Point ALU |
| ZR37381PJC-65 | Fixed Point ALU |
| ZR37381GC-45 | Fast Recovery Rectifier Diodes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZR36710 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:Vaddis III⑩ INTEGRATED DVD DECODER |
| ZR36730 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:INTEGRATED DVD DECODER |
| ZR36750 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vaddis 5 (ZR36750) Product Brief |
| ZR36750BGCG-V | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:DVD Recorder Multimedia Processor |
| ZR36762PQCG | 制造商:ZORAN 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。