- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373821 > ZR36067 (Zoran Corporation) PCI Adapter Intended for Multimedia Applications on PCI Systems(PCI（外圍部件互連）適配器（用于PCI系統(tǒng)的多媒體）) PDF資料下載
參數(shù)資料
| 型號： | ZR36067 |
| 廠商： | Zoran Corporation |
| 英文描述： | PCI Adapter Intended for Multimedia Applications on PCI Systems(PCI（外圍部件互連）適配器（用于PCI系統(tǒng)的多媒體）) |
| 中文描述： | PCI適配器預定在PCI系統(tǒng)的多媒體應用（個PCI（外圍部件互連）適配器（用于的PCI系統(tǒng)的多媒體）） |
| 文件頁數(shù)： | 11/48頁 |
| 文件大?。?/td> | 580K |
| 代理商： | ZR36067 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
11
AV PCI CONTROLLER
the extended 24-bit video bus and the synchronization signals in
order to drive the pixels to the ZR36016 or get them from it, as
appropriate.
The following four subsections detail the four basic functions of
the Video Interface:
Sampling the incoming video.
Generating the synchronization signals.
Pixel transfer in Still Image Compression.
Pixel transfer in Still Image Decompression.
5.2.1 Sampling The Incoming Video
The ZR36067’s Video Front End (VFE) interfaces to a standard
YUV 4:2:2 video bus. It samples the Y7..0, UV7..0, HSYNC and
VSYNC with every other positive edge of VCLKx2. The valid
positive edge (out of every two consecutive ones), which is the
one used for sampling, is qualified by VCLK. The qualifying
polarity of VCLK is configured by the host. This scheme makes
the ZR36067 compatible with a wide range of digital video
sources and immune to board-level parasitic delays. VCLKx2
(positive edges) is used internally in the video processing
pipeline.
The VFE generates a field indication signal targeted to some
internal video processing units. There are two alternative ways
of generating the field indication. With devices that output a field
indication, the VFE uses the FI input as an indicator of the
current field identity. The interpretation of the logical level of FI
(top or bottom field) is configured by the host. With devices that
do not provide such an indication, the VFE infers the field identity
from the relationship of HSYNC to VSYNC.
The VFE can capture square pixel and CCIR-601 formats, or
user defined formats, within the limitation of its parameters. The
maximum theoretical total input resolution is 1023 pixels/line x
1023 lines per frame. Cropping of the input image is possible by
proper configuration of the VFE parameters.
Table 1 lists the Video Front End parameters. The host software
needs to configure these parameters according to the timing
parameters of the video source (e.g., SAA7110, SAA7111,
ZR36060, etc.) and the required cropping. Note that these
parameters relate to the input video, and not to the destination
video window.
5.2.2 Synchronization Signal Generation
The ZR36067 supports internal generation of the video synchro-
nization signals. In this mode (when SyncMstr=1) the ZR36067
generates and drives VSYNC and HSYNC signals. Using
software programmable parameters, the ZR36067 can generate
various video synchronization signal formats.
Table 3 lists the sync signal parameters. The host software con-
figures those parameters according the mode of operation and
the video peripheral devices used. Note that he polarity of the
sync signals is determined by the VSPol and HSPol parameters
(Table 2).
Table 2: Synchronization Signal Parameters
Table 1: Video Front-End Parameters
Parameter
Description
VStart
Number of lines (HSYNCs) from the active edge (pos-
itive or negative, according to VSPol) of VSYNC to the
first line to be sampled.
HStart
Number of pixel clocks in a line from the active edge of
HSYNC until the first pixel to be sampled.
VEnd
Number of lines (HSYNCs) from the active edge (pos-
itive or negative, according to VSPol) of VSYNC to the
last line to be sampled.
HEnd
Number of pixel clocks in a line from the active edge of
HSYNC until the last pixel to be sampled.
ExtFI
This one bit parameter indicates whether the video
source provides a field indication signal.
HSPol
The HSYNC polarity. HStart and HEnd are counted
from the active edge of HSYNC. ‘1’ means that HStart,
HEnd will be counted from the negative edge of
HSYNC. Also determines signal polarity when
SyncMstr=’1’.
VSPol
The VSYNC polarity. VStart and VEnd are counted
from the active edge of VSYNC. ‘1’ means that VStart,
VEnd will be counted from the negative edge of
VSYNC. Also determines signal polarity when
SyncMstr=’1’.
TopField
Top Field Interpretation. If field indication is derived
from the FI input signal (see ExtFI), TopField indicates
the interpretation of the FI signal:
TopField=‘1’ - FI high indicates the top field.
TopField=‘0’ - FI low indicates the top field.
If field indication is derived internally from HSYNC and
VSYNC, TopField indicates the interpretation of the
level of HSYNC as sampled by the active edge of
VSYNC:
TopField=‘1’ - HSYNC high indicates the top field.
TopField=‘0’ - HSYNC low indicates the top field.
VCLKPol
Polarity of VCLK as a data qualifier. If VCLKPol=1 the
video input is sampled with those positive edges of
VCLKx2 that correspond to VCLK=1. If VCLKPol=0,
the video input is sampled by those positive edges of
VCLKx2 that correspond to VCLK=0.
Parameter
Meaning
FrmTot
Total number of lines per frame
(e.g., in NTSC: 525)
LineTot
Total number of pixel clocks per line
(e.g., in CCIR NTSC: 858)
VsyncSize
The length of the VSYNC signal, measured in
lines.
Hsync Start
The point in the scan line at which the HSYNC
signal should be asserted.
Table 1: Video Front-End Parameters
Parameter
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ZR36215 | SupraAV SVCD Decoder(SupraAV 超級VCD解碼器) |
| ZR36419 | Digital Camera Processor(數(shù)字攝影處理器) |
| ZR36420 | Digital Camera Processor(數(shù)字攝影處理器) |
| ZR36504 | Video & Audio Interface solution via USB |
| ZR36710 | Vaddis III Integrated DVD Decoder(Vaddis III集成DVD解碼器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZR36067PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AV PCI CONTROLLER |
| ZR36067PQC-LV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ZR36100PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio/Video Decoder for MPEG |
| ZR36110PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio/Video Decoder for MPEG |
| ZR36120PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。