- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300164 > ZL50232GD (ZARLINK SEMICONDUCTOR INC) DATACOM, ISDN ECHO CANCELLER, PBGA208 PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL50232GD |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| 封裝： | 17 X 17 MM, 1.30 MM HEIGHT, LBGA-208 |
| 文件頁(yè)數(shù)： | 28/41頁(yè) |
| 文件大?。?/td> | 809K |
| 代理商： | ZL50232GD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)
ZL50232
Data Sheet
34
Zarlink Semiconductor Inc.
Power-up
0Chex
ECA: Non-Linear Processor Threshold Register 2
(NLPTHR)
R/W Address:
19hex + Base Address
ECB: Non-Linear Processor Threshold Register 2
(NLPTHR)
R/W Address:
39hex + Base Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NLP15
NLP14
NLP13
NLP12
NLP11
NLP10
NLP9
NLP8
Power-up
E0hex
ECA: Non-Linear Processor Threshold Register 1
(NLPTHR)
R/W Address:
18hex + Base Address
ECB: Non-Linear Processor Threshold Register 1
(NLPTHR)
R/W Address:
38hex + Base Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NLP7
NLP6
NLP5
NLP4
NLP3
NLP2
NLP1
NLP0
Functional Description of Register Bits
This register allows the user to program the level of the Non-Linear Processor Threshold (NLPTHR). The 16 bit
2’s complement linear value defaults to 0CE0hex = 0.1 or -20.0 dB. The maximum value is 7FFFhex = 0.9999 or
0 dB. The high byte is in Register 2 and the low byte is in Register 1.
Power-up
40hex
ECA: Adaptation Step Size Register 2 (MU)
R/W Address:
1Bhex + Base Address
ECB: Adaptation Step Size Register 2 (MU)
R/W Address:
3Bhex + Base Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
MU15
MU14
MU13
MU12
MU11
MU10
MU9
MU8
Power-up
00hex
ECA: Adaptation Step Size Register 1 (MU)
R/W Address:
1Ahex + Base Address
ECB: Adaptation Step Size Register 1 (MU)
R/W Address:
3Ahex + Base Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
MU7
MU6
MU5
MU4
MU3
MU2
MU1
MU0
Functional Description of Register Bits
This register allows the user to program the level of MU. MU is a 16 bit 2’s complement value which defaults to
4000hex = 1.0 The maximum value is 7FFFhex or 1.9999 decimal. The high byte is in Register 2 and the low byte
is in Register 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50233/GDG | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50408GDC | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| ZL50408GDG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| ZL50418GKG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
| ZL50418/GKC | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50232GDC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32 Channel Voice Echo Canceller |
| ZL50232GDG2 | 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 32CH G.165/G.168/G.711 W/ TONE DETECTION - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCELLER 208LBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCELLER 208LBGA |
| ZL50232QCC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32 Channel Voice Echo Canceller |
| ZL50232QCC1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32 Channel Voice Echo Canceller |
| ZL50232QCG1 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 32CH G.165/G.168/G.711 W/ TONE DETECTION - Trays 制造商:Microsemi Corporation 功能描述:PB FREE 32 CHANNEL VOICE ECHO CANCELLER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。