參數(shù)資料
型號： ZL50116GAG
廠商： ZARLINK SEMICONDUCTOR INC
元件分類： 通信及網(wǎng)絡(luò)
英文描述： 32, 64 and 128 Channel CESoP Processors
中文描述： SPECIALTY TELECOM CIRCUIT, PBGA324
封裝： 23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, PLASTIC, MS-034, BGA-324
文件頁數(shù)： 52/95頁
文件大?。?/td> 1157K
代理商： ZL50116GAG
ZL50115/16/17/18/19/20
Data Sheet
52
Zarlink Semiconductor Inc.
6.4.1 Structured Payload Operation
In structured mode a context may contain any number of 64 kbps channels. These channels need not be
contiguous and they may be selected from any input stream.
Channels may be added or deleted dynamically from a context. This feature can be used to optimize bandwidth
utilisation. Modifications to the context are synchronised with the start of a new packet.
The fixed header at the start of each packet is added by the Packet Transmit block. This consists of up to 64 bytes,
containing the Ethernet header, any upper layer protocol headers, and the two byte context descriptor field (see
section below). The header is entirely user programmable, enabling the use of any protocol.
The payload header and size must be chosen so that the overall packet size is not less than 64 bytes, the Ethernet
standard minimum packet size. Where this is likely to be the case, the header or data must be padded (as shown in
Figure 17 and Figure 19) to ensure the packet is large enough. This padding is added by the ZL5011x for most
applications.
Figure 17 - ZL50115/16/17/18/19/20 Packet Format - Structured Mode
In applications where large payloads are being used, the payload size must be chosen such that the overall packet
size does not exceed the maximum Ethernet packet size of 1518 bytes (1522 bytes with VLAN tags). Figure 17
shows the packet format for structured TDM data, where the payload is split into frames, and each frame
concatenated to form the packet.
Channel 1
Channel 2
Channel
x
Channel 1
Channel 2
Data for TDM Frame 1
Header
Ethernet FCS
TDM Payload
(constructed by Payload Assembler)
Data for TDM Frame
n
Channel 1
Channel 2
Channel
x
Static Padding
Data for TDM Frame 2
Channel
x
Ethernet Header
Network Layers
(added by Packet Transmit)
Upper layers
(added by Protocol Engine)
e.g. IPv4, IPv6, MPLS
e.g. UDP, L2TP, RTP,
CESoPSN, SAToP
may include VLAN tagging
(if required to meet minimum payload size)
may also be placed in the
packet header
相關(guān)PDF資料
PDF描述
ZL50211GB 256 Channel Voice Echo Canceller
ZL50211 256 Channel Voice Echo Canceller
ZL50212 288 Channel Voice Echo Canceller
ZL50232GDC 32 Channel Voice Echo Canceller
ZL50232QCC Aluminum Electrolytic Capacitor; Capacitor Type:General Purpose; Voltage Rating:35VDC; Capacitor Dielectric Material:Aluminum Electrolytic; Operating Temperature Range:-40 C to +85 C; Capacitance:47uF RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL50116GAG2 制造商:Microsemi Corporation 功能描述:PB FREE 2 TDM + 1 ETHERNET - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 64CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 64CH 324PBGA
ZL50117 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors
ZL50117_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors
ZL50117GAG 制造商:Microsemi Corporation 功能描述:4 TDM + 1 ETHERNET - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 324PBGA
ZL50117GAG2 制造商:Microsemi Corporation 功能描述:PB FREE 4 TDM + 1 ETHERNET - Trays 制造商:Microsemi Corporation 功能描述:PB FREE 4TDM PLUS 1 ETHERNET 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 324PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 324PBGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*