- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30101 (Zarlink Semiconductor Inc.) T1/E1 Stratum 3 System Synchronizer PDF資料下載
參數(shù)資料
| 型號： | ZL30101 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | T1/E1 Stratum 3 System Synchronizer |
| 中文描述： | T1/E1的Stratum 3系統(tǒng)同步 |
| 文件頁數(shù)： | 22/34頁 |
| 文件大?。?/td> | 534K |
| 代理商： | ZL30101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
ZL30101
Data Sheet
22
Zarlink Semiconductor Inc.
PLL phase slope limiter,
in-lock phase distance.
The presence of input jitter makes it difficult to define when the PLL is locked as it may not be able to align its output
to the input within the required phase distance, dependent on the PLL bandwidth and the input jitter amplitude and
frequency.
Although a short lock time is desirable, it is not always possible to achieve due to other synchronizer requirements.
For instance, better jitter transfer performance is achieved with a lower frequency loop filter which increases lock
time. And better (smaller) phase slope performance (limiter) results in longer lock times.
6.0 Applications
This section contains ZL30101 application specific details for power supply decoupling, reset operation, clock and
crystal operation.
6.1 Power Supply Decoupling
It is recommended to place a 100 nF decoupling capacitor close to the power and ground pairs as shown in Figure
11 to ensure optimal jitter performance.
Figure 11 - Recommended Power Supply Decoupling
100 nF
33
AGND
36
AVDD
25
V
DD
61
V
DD
37
AV
DD
V
CORE
12
AV
CORE
35
GND
1
AV
CORE
14
1.8 V
3.3 V
44
AV
DD
45
AV
DD
100 nF
100 nF
100 nF
29
AV
DD
41
AGND
51
AGND
23
GND
ZL30101
100 nF
100 nF
GND
13
V
CORE
2
100 nF
1
GND
100 nF
100 nF
40
GND
34
GND
100 nF
100 nF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30101QDC | T1/E1 Stratum 3 System Synchronizer |
| ZL30102QDG1 | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30102 | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30102QDG | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30105QDG1 | T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer for AdvancedTC TM and H.110 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30101_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 3 System Synchronizer |
| ZL30101QDC | 制造商:Microsemi Corporation 功能描述: |
| ZL30101QDG1 | 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 64TQFP - Trays |
| ZL30102 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30102_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。