參數(shù)資料
型號(hào)： ZL30100QDC
廠商： ZARLINK SEMICONDUCTOR INC
元件分類： 通信及網(wǎng)絡(luò)
英文描述： T1/E1 System Synchronizer
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP64
封裝： 10 X 10 MM, 1 MM HEIGHT, MS-026ACD, TQFP-64
文件頁(yè)數(shù)： 17/34頁(yè)
文件大小： 560K
代理商： ZL30100QDC
ZL30100
Data Sheet
17
Zarlink Semiconductor Inc.
4.2 Loop Filter Selection
The loop filter settings can be selected through the BW_SEL pin, see Table 2.
4.3 Output Clock and Frame Pulse Selection
The output clock and frame pulses of the frequency synthesizers are available in two groups controlled by the
OUT_SEL input. Table 3 lists the supported combinations of output clocks and frame pulses.
4.4 Modes of Operation
The ZL30100 has three possible manual modes of operation; Normal, Holdover and Freerun. These modes are
selected with the mode select pins MODE_SEL1 and MODE_SEL0 as is shown in Table 4. Transitioning from one
mode to the other is controlled by an external controller.
4.4.1 Freerun Mode
Freerun mode is typically used when an independent clock source is required, or immediately following system
power-up before network synchronization is achieved.
In Freerun mode, the ZL30100 provides timing and synchronization signals which are based on the master clock
frequency (supplied to OSCi pin) only, and are not synchronized to the reference input signals.
The Freerun accuracy of the output clock is equal to the accuracy of the master clock (OSCi). So if a
±
32 ppm
output clock is required, the master clock must also be
±
32 ppm. See Applications - Section 6.2, “Master Clock“ on
page 23.
BW_SEL
Detected REF Frequency
Loop Filter Bandwidth
Phase Slope Limiting
0
any
1.8 Hz
61
μ
s/s
1
8 kHz
58 Hz
9.5 ms/s
1
1.544 MHz, 2.048 MHz,
8.192 MHz, 16.384 MHz
922 Hz
9.5 ms/s
Table 2 - Loop Filter Settings
OUT_SEL
Generated Clocks
Generated Frame Pulses
0
C1.5o, C2o, C4o, C8o, C16o
F4o, F8o, F16o
1
C1.5o, C2o, C16o, C32o, C65o
F16o, F32o, F65o
Table 3 - Clock and Frame Pulse Selection
MODE_SEL1
MODE_SEL0
Mode
0
0
Normal (with automatic Holdover)
0
1
Holdover
1
0
Freerun
1
1
reserved (must not be used)
Table 4 - Operating Modes
相關(guān)PDF資料
PDF描述
ZL30101QDG1 T1/E1 Stratum 3 System Synchronizer
ZL30101 T1/E1 Stratum 3 System Synchronizer
ZL30101QDC T1/E1 Stratum 3 System Synchronizer
ZL30102QDG1 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110
ZL30102 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30100QDG1 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 64TQFP - Trays 制造商:Microsemi Corporation 功能描述:T1/E1 SYSTEM SYNCHRONIZER 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER T1/E1 64TQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER T1/E1 64TQFP
ZL30101 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 3 System Synchronizer
ZL30101_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 3 System Synchronizer
ZL30101QDC 制造商:Microsemi Corporation 功能描述:
ZL30101QDG1 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 64TQFP - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*