- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10310DTV-SOC (Zarlink Semiconductor Inc.) Digital Television DVB-T-On-a-Chip Processor PDF資料下載
參數(shù)資料
| 型號： | ZL10310DTV-SOC |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Digital Television DVB-T-On-a-Chip Processor |
| 中文描述： | 數(shù)字電視的DVB - T -上一芯片處理器 |
| 文件頁數(shù)： | 16/40頁 |
| 文件大?。?/td> | 670K |
| 代理商： | ZL10310DTV-SOC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
ZL10310/ZL10311
Data Sheet
16
Zarlink Semiconductor Inc.
SD1_DATA[09]
K25
B
SDRAM1 Bus - Data Bit 9
SD1_DATA[10]
L26
B
SDRAM1 Bus - Data Bit 10
SD1_DATA[11]
L24
B
SDRAM1 Bus - Data Bit 11
SD1_DATA[12]
M26
B
SDRAM1 Bus - Data Bit 12
SD1_DATA[13]
M24
B
SDRAM1 Bus - Data Bit 13
SD1_DATA[14]
N25
B
SDRAM1 Bus - Data Bit 14
SD1_DATA[15]
P25
B
SDRAM1 Bus - Data Bit 15 (LSB)
SD1_DQMH
H25
O
SDRAM1 Bus - Data Bus Mask High. Active High
SD1_DQML
J26
O
SDRAM1 Bus - Data Bus Mask Low. Active High
nSD1_RAS
G25
O
SDRAM1 Bus - Row Address Strobe. Active Low.
Also known as SDRAM 1 Command Bit 2 (MSB).
nSD1_CAS
G24
O
SDRAM1 Bus - Column Address Strobe. Active Low.
Also known as SDRAM 1 Command Bit 1.
nSD1_WE
H24
O
SDRAM1 Bus - Write Enable. Active Low.
Also known as SDRAM 1 Command Bit 0 (LSB).
SD1_CLK
G26
O
SDRAM1 Bus - Clock Output
1
nSD1_CS0
F24
O
SDRAM1 Bus - Chip Select 0. Active Low
SD0_ADDR[00]
AC26
O
SDRAM0 Bus. Address bit 0 (MSB)
SD0_ADDR[01]
AC24
O
SDRAM0 Bus. Address bit 1
SD0_ADDR[02]
AB25
O
SDRAM0 Bus. Address bit 2
SD0_ADDR[03]
AB26
O
SDRAM0 Bus. Address bit 3
SD0_ADDR[04]
AB24
O
SDRAM0 Bus. Address bit 4
SD0_ADDR[05]
AA24
O
SDRAM0 Bus. Address bit 5
SD0_ADDR[06]
AA25
O
SDRAM0 Bus. Address bit 6
SD0_ADDR[07]
Y26
O
SDRAM0 Bus. Address bit 7
SD0_ADDR[08]
Y25
O
SDRAM0 Bus. Address bit 8
SD0_ADDR[09]
V24
O
SDRAM0 Bus. Address bit 9
SD0_ADDR[10]
W24
O
SDRAM0 Bus. Address bit 10
SD0_ADDR[11]
Y24
O
SDRAM0 Bus. Address bit 11
SD0_ADDR[12]
AA26
O
SDRAM0 Bus. Address bit 12
SD0_ADDR[13]
AA23
O
SDRAM0 Bus. Address bit 13 (LSB)
SD0_DATA[00]
AE18
B
SDRAM0 Bus - Data Bit 0 (MSB)
Pin Name
Pin No.
Pin
Type
Description
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL10311DTV-SOC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10312QCF | Satellite Demodulator |
| ZL10312QCG | Satellite Demodulator |
| ZL10312QCG1 | Satellite Demodulator |
| ZL10312UBH | Satellite Demodulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10310GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311/GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311DTV-SOC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。