- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10310DTV-SOC (Zarlink Semiconductor Inc.) Digital Television DVB-T-On-a-Chip Processor PDF資料下載
參數(shù)資料
| 型號： | ZL10310DTV-SOC |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Digital Television DVB-T-On-a-Chip Processor |
| 中文描述： | 數(shù)字電視的DVB - T -上一芯片處理器 |
| 文件頁數(shù)： | 12/40頁 |
| 文件大小： | 670K |
| 代理商： | ZL10310DTV-SOC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
ZL10310/ZL10311
Data Sheet
12
Zarlink Semiconductor Inc.
EXT_IN[1]
K02
ED1_MDO[6]
I 5V
External Demodulator 1 Digital Input - Data Bit 6
1, 5, 7
RW_TDI
I 5V
Debug Interface - JTAG TDI (Data In)
1, 3
DA_SER_DATAI
I 5V
Digital Audio Serial Data Input. Main left and right
serial audio data at a rate of 64fs. Signal routed
through to GP12 (not bonded out)
1, 4
EXT_IN[2]
J01
ED1_MDO[5]
I
External Demodulator 1 Digital Input - Data Bit 5
5, 7
DV2_IN_DATA[6]
I
Reserved
7
RW_HALT
I
Debug Interface - JTAG Halt
3
EXT_IN[3]
L03
ED1_MDO[4]
I
External Demodulator 1 Digital Input - Data Bit 4
5, 7
DV2_IN_DATA[5]
I
Reserved
7
RW_TMS
I
Debug Interface - JTAG TMS
3
EXT_IN[4]
J02
ED1_MDO[3]
I
External Demodulator 1 Digital Input - Data Bit 3
5, 7
DV2_IN_DATA[4]
I
Reserved
7
RW_TCK
I
Debug Interface - JTAG TCK
3
EXT_IN[5]
L04
ED1_MDO[2]
I
External Demodulator 1 Digital Input - Data Bit 2
5, 7
DV2_IN_DATA[3]
I
Reserved
7
Test[0]
I
Test Mode A - Test Pin 0
EXT_IN[6]
K03
ED1_MDO[1]
I
External Demodulator 1 Digital Input - Data Bit 1
5, 7
DV2_IN_DATA[2]
I
Reserved
7
Test[1]
I
Test Mode A - Test Pin 1
EXT_IN[7]
H02
ED1_MDO[0]
(LSB)
I
External Demodulator 1 Digital Input - Data Bit 0
(LSB)
5, 7
DV2_IN_DATA[1]
I
Reserved
7
Test[2]
I
Test Mode A - Test Pin 2
EXT_IN[8]
G01
ED1_MVAL
I
External Demodulator 1 Digital Input - Data Valid
Input
5
DV2_IN_DATA[0]
(LSB)
I
Reserved
7
Test[3]
I
Test Mode A - Test Pin 3
EXT_IN[9]
J03
ED1_MCLK
I
External Demodulator 1 Digital Input - Clock Input
5
DV2_Pixel_Clk
I
Reserved
Test[4]
I
Test Mode A - Test Pin 4
Pin Name
Pin
No.
Function
Pin
Type
Description
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL10311DTV-SOC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10312QCF | Satellite Demodulator |
| ZL10312QCG | Satellite Demodulator |
| ZL10312QCG1 | Satellite Demodulator |
| ZL10312UBH | Satellite Demodulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10310GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311/GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311DTV-SOC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。